
leasuring and Optimizing Tail Latend

thryn S McKinley, Google

- Yang, Stephen M Blackburn,
- d Haque, Sameh Elnikety, Yuxiong He, Ricardo Bianchini










0 millisecond delay decreased arches/user by 0.59%. [Jack Brutlag, Google]

Two second slowdown reduced revenue/user by 4.3%. [Eric Schurman, B


ogle/Connie Zhou

Servers in US datacenters



*Shehabi et al., United States Data Cer Usage Report, Lawrence Berkeley, 2010

Electricity in US datacenters



*Shehabi et al., United States Data Cer Usage Report, Lawrence Berkeley, 201

Datacenter economics quick facts*

- ~ \$500,000 Cost of small datacenter
- ~3,000,000 US datacenters in 2016
- ~ \$1.5 trillion US Capital investment to date
- ~ \$3,000,000,000 KW dollars / year
 - ~ \$30,000,000 Savings from 1% less work
 - Lots more by not building a datacenter

*Shehabi et al., United States Data Cer Usage Report, Lawrence Berkeley, 2016





Latency






Latency






Server architecture


lient



Characteristics of interactive services



What is in the tail?



Roadmap

Diagnosing the tail with continuous profiling


Noise systems are not perfect

Queuingtoo much load is bad, but so is over provisioninWorkmany requests are long

nsights Use the CDF off line

Long requests reveal themselves, treat them specially

Simplified life of a request




Prior state of the art

Dick Site, Google https://www.youtube.com/watch?v=QBu2Ae8-8LM

@ Google

- land instrument system
- % on-line budget
- sample but tails are rare...
- **Off-line schematics**
- lave insight
- mprove the system



Request profiling

- land instrument system
- % on-line budget
- sample but tails are rare...
- **Off-line schematics**
- lave insight
- mprove the system

Request profiling

- and instrument system
- % on-line budget
- saxple but tails are rare...
- Off-line schematics
- lave insight
- mprove the system

Automated instrumentation 1% on-line budget continuous on-line profiling Off-line schematics Have insight Improve the system + On-line optimization

Automated cycle-level on-line profiling

[ISCA'15 (Top Picks HM), ATC'1

nsight Hardware & software generate signals




tags

SHIM Design

SCA'15 (Top Picks HM), ATC'16


Observe global state from other core




while (true):
 for counter in LLC misses, cycles:
 buf[i++] = readCounter(counter)

LLC misses per cycle

Observe local state with SMT hardware




Correlate hardware & software events






Raw samples




Problem: samples are not atomic

Counters C: cycles R: retired instructions




Solution: use clock as ground truth


 $CPC = (C_{t}^{e} - C_{t-1}^{e}) / (C_{t}^{s} - C_{t-1}^{s})$ this should be 1!



Filtering Lusearch IPC samples




PC of individual methods in Lucene



top 10 methods (74% total execution time)

Overheads from other core



Overheads from write invalidations


Understanding Tail Latency




SHIM signals

- Requests
- thread ids
- request id configure
- time stamps, PC
- System threads
- thread ids
- time stamp, PC

All requests




The Tail Longest 200 requests



nsight ong requests reveal themselves Regardless of the cause


Noise Replicate & reissue

he Tail at Scale, Dean & Barroso, CACM'13



Probabilistic reissue

Optimal Reissue Policies for Reducing Tail Latencies, Kaler, He, & Elnickety , SPAA'17




100 Adding randomness to reissue makes *one* earlies
80 reissue time d (vs n) optimies


Probability is proportion reissue budget & noise

Single R Probabilistic reissue

Optimal Reissue Policies for Reducing Tail Latencies, Kaler, He, & Elnickety , SPAA'17




Nork Speed up the tail efficiently



Nork Parallelism

Parallelism historically for throughput

Idea Parallelism for tail latency



Queuing theory

- Optimizing average latency maximizes throughpu
- But not the tail!
- Shortening the tail reduces queuing latency

Faralledistany Dynamic Parallelism [ASPLOS'15]

Parallelism historically for throughput


Idea Parallelism for tail latency


Insight Long requests reveal themselves

Approach Incrementally add parallelism to long requests – the tail – based on request progress & load

Few to Many at fixed delay d

Add thread every d ms





Offline


Profiles

- Sequential & parallel demand distribution Efficiency of parallelism
- Choose maximum target parallelism Utilize available hardware resources
- **Exhaustively** explore parallelism given set of time intervals **t** & load find best tail latency & parallelism


Interv

Tab


Online self scheduling




Evaluation 2x8 64 bit 2.3 GHz Xeon, 64 GB




Nork speed up the tail efficiently



Nork speed up the tail efficiently




Speed up the tail efficiently



- DVFS faster on the [DISC'14, MICRO'17]
 - + available in servers t

Speed up the tail efficiently




- DVFS faster on the [MICRO'17]
- + available in servers t
- Asymmetric multico (AMP) [DISC'14, MICRO'17]
- + much more energy e
- + hyper-threading is a
- core competition

Adaptive Slow to Fast Framework

- Slow to fast migration is optimal [ICAC'13]
- Goal
 - Minimize energy consumption and satisfy a tail latency targe

Challenges

- When to migrate?
- What if the core speed is not available?
- nsight
 - Use **big core** just enough th+(l₉₉-th)/sp ≤ target Migrate oldest first and migrate early under load!



Policies

All-cores


Pegasus adjust all-core frequencies for load [Towards Energy Proportional..., Google & Stanford, ISCA'14]


Per-core approaches

TL minimize tail latency using 0 threshold

EETL energy efficient with target tail latency

-ucene with DVFS on Broadwell







Latency



Efficiency at scale for interactive workloads

Diagnosing the tail with continuous profiling

- **Noise** replicate, systems are not perfect
- **Queuing** not today!
- Work judicious use of resources on long requests
- Request latency CDF is a powerful tool
- ail efficiency ≠ average or throughput
- lardware heterogeneity


Thank you

Requirements pull for heterogeneity! [DISC'14, ICAC'13, submission]

deterogeneous hardware dominates homogeneous nardware for throughput, performance, and energy with a fixed power budget & variable request demand

Slow-to-Fast sacrifice average a bit to reduce energy & tail latency


- opportunity & challer



Processors

PIM paired Memory

Parallelism



Idea Parallelism for tail latency

Parallelism historically for throughput

Sequential 99th — 4 way 99th degrades 1500 at high load -atency ms 1200 900 improves 600 at low load 300 0 10 20 30 40 0 50 Lucene RPS

Software & hardware

Lucene open source enterprise search Wikipedia English 10 GB index of 33 million pages 10k queries from Lucene nightly tests

Bing web search with one Index Serving Node (ISN) 160 GB web index in SSD, 17 GB cache 30k Bing user queries

Hardware 2x8 64 bit 2.3 GHz Xeon, 64 GB Windows

15 request servers, 1 core issues requests

Target parallelism = 24 threads

Policies

- Sequential
- way single degree of parallelism for each request
- Adaptive Select parallelism degree when request starts using system load [EUROSYS'13] Request Clairvoyant parallelizes long requests by perfect prediction of tail
- **FM** Few to Many incrementally add parallelism

_oad variation

- Alternate between high & low load
- ³M adapts to bursts vith low variance

Sequential — 2 way — 4 way 1600

 Tail latency
 ms

 800
 800

 700
 800

 0 High High Low Lucene RPS

