Formal Verification of Zero-Knowledge Circuits

Alessandro Coglio Eric McCarthy Eric Smith







Zero-knowledge circuits are used in zero-knowledge proofs.



P is some predicate, known to both prover and verifier.

Zero-knowledge circuits are used in zero-knowledge proofs.



The input parameter x of P is represented by one or more variables in the constraints.

The constraints are essentially a program to calculate P(x) from x: the solutions to the constraints yield the values of x that satisfy P.





P is some predicate, known to both prover and verifier.



How do we know that they define the same *P*? If they do not, the ZK proof may not quite prove what is expected.

We use formal verification, of course.



This is how we use formal verification to ensure that a ZK circuit is correct.



The high-level definition is a specification.

The ZK circuit can be for *P*, or for some part of it.



This is how we use formal verification to ensure that a ZK circuit is correct.



(2) Formal characterization of the specification.

③ Formal proof (\neq ZK proof) of equivalence.



 ${
m f D}$ Formal characterization of the ZK circuit.

specification example
$$z = \begin{cases} x/y & \text{if } y \neq 0\\ \mathcal{E} & \text{if } y = 0 \end{cases}$$

Divide x by y if $y \neq 0$, otherwise return \mathcal{E} (error).

ZK circuit example (y)(w) = (1)(x)(w) = (z)

The 1st constraint sets w = 1/y, if $y \neq 0$. The 2nd constraint sets z = x/y, if $y \neq 0$. If y = 0, the constraints have no solution.





Formally, a specification is a functional computation *f* from inputs to outputs or error. This determines a relation *S* over the input/output variables.

Formally, the ZK circuit correctness is expressed as $Q(\vec{\iota}, \vec{\omega}) \Leftrightarrow S(\vec{\iota}, \vec{\omega})$.

Formally, a ZK circuit is a relation *R* over the variables.

This determines a relation *Q* over the input/output variables, by existentially quantifying over the auxiliary variables.



ZK circuits have an implicit hierarchical structure.

ZK circuit 1		
ZK circuit 2	ZK circuit 4	
ZK circuit 3	ZK circuit 5	
	ZK circuit 6	
. نيبينينين () () () () () () () () () (· •i •	

ZK circuits have an implicit hierarchical structure.



(very simple example)

ZK circuit 1		
ZK circuit 2	ZK circuit 4	
ZK circuit 3	ZK circuit 5	
	ZK circuit 6	

This implicit hierarchical structure derives from the way the circuits are constructed. Circuits are hierarchically constructed via libraries like snarkVM, bellman, etc.



This implicit hierarchical structure derives from the way the circuits are constructed. Circuits are hierarchically constructed via libraries like snarkVM, bellman, etc.



This implicit hierarchical structure derives from the way the circuits are constructed. Circuits are hierarchically constructed via libraries like snarkVM, bellman, etc. But the generated constraints are a flat list; the hierarchy is not explicit. Every circuit instance has different variables, with increasing indices. Reconstructing the hierarchy from the flat list is difficult in general.



Our initial proofs did not take advantage of the hierarchical structure, naturally.



Our initial proofs did not take advantage of the hierarchical structure, naturally.



The next step was to take advantage of the hierarchical structure.

ZK circuit 1		
ZK circuit 2	ZK circuit 4	
ZK circuit 3	ZK circuit 5	
	ZK circuit 6	
i	·	

We replicate the hierarchical circuit constructions in ACL2.



circuit construction in ACL2

```
(defun field-div-circuit (x y z w)
  (append
   (field-inv-circuit y w)
   (field-mul-circuit x w z)))
```

Circuits are constructed by ACL2 functions, parameterized over the variables to use, which call other functions to construct sub-circuits, and/or construct constraints directly. We validate the circuit constructions by comparing the generated constraints syntactically.





We write the circuit specifications in ACL2 as well.





We prove correctness in ACL2, for all possible circuit instances.







The formal proofs are compositional, according to the circuit hierarchy.



The parameterization of the circuits goes beyond variable names: some circuits have varying numbers of variables and constraints. Their correctness is proved using induction (directly or indirectly). Their correctness holds for all possible sizes, beyond all possible variable names.

field-to-bits circuit

$$(y_0)(1 - y_0) = (0)$$

$$(y_1)(1 - y_1) = (0)$$
...

$$(y_{n-1})(1 - y_{n-1}) = (0)$$

$$(x)(1) = (y_0 + 2y_1 + \dots + 2^{n-1}y_{n-1})$$

$$\left(\sum_{i=0}^{n-1} 2^i y_i < p\right) \text{ (details omitted)}$$



We have used this approach to formalize and verify a large subset of Aleo's snarkVM circuits for boolean, field, and integer operations. We are working on the remaining snarkVM circuits.



Besides increasing confidence in snarkVM's circuit constructions, this work led us to discover a few bugs and several optimizations.



We ran into another scalability problem, related to the auxiliary variables of circuits.

The auxiliary variables of a circuit are exposed as parameters of the ACL2 functions. The parameters of the ACL2 functions grow as larger and larger circuits are built.



The auxiliary variables of a circuit are also exposed in the ACL2 correctness theorems. The theorem must talk about the auxiliary variables, but they are not part of the specification. This propagates up to the correctness theorems of all the containing circuits.



The auxiliary variables of a circuit are not exposed in our new PFCS formalism.

PFCS (= Prime Field Constraint Systems) generalize R1CS (= Rank-1 Constraint Systems):

• (1) equalities can be over any prime field expressions;

(2) constraints can be grouped into named predicates.

captures R1CS and other forms

captures hierarchy

The auxiliary variables of a circuit are not exposed in our new PFCS formalism.

PFCS



We have formalized the PFCS syntax and semantics in ACL2.

We are porting our formalized and verified snarkVM circuits to PFCS form.

This solves the scalability problem with the auxiliary variables of circuits.

