

CS429: Computer Organization and Architecture

Datapath II

Dr. Bill Young
Department of Computer Science
University of Texas at Austin

Last updated: July 11, 2019 at 09:09

The ISA

Byte	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
cmovXX rA,rB	2	fn	rA	rB						
irmovq V,rB	3	0	F	rB			V			
rmmovq rA,D(rB)	4	0	rA	rB			D			
mrmovq D(rB),rA	5	0	rA	rB			D			
OPq rA,rB	6	fn	rA	rB						
jXX Dest	7	fn	Dest							
call Dest	8	0	Dest							
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

SEQ Stages

Fetch: Read instruction from instruction memory.


Decode: Read program registers

Execute: Compute value or address

Memory: Read or write back data.


Write Back: Write program registers.

PC: Update the program counter.




Predefined Blocks

- **PC:** Register containing the PC.
- **Instruction memory:** Read 10 bytes (PC to PC+9).
- **Split:** Divide instruction byte into icode and ifun.
- **Align:** Get fields for rA, rB, and valC.



Control Logic

- **Instr. Valid:** Is this instruction valid?
- **Needs regids:** Does this instruction have a register byte?
- **Need valC:** Does this instruction have a constant word?



Fetch Control Logic

We can define how the various signals are computed using our HCL language:

```
bool instr_valid = icode in
    { INOP, IHALT, IRRMOVQ, IIRMOVQ, IRMMOVQ, IMRM MOVQ,
      IOPQ, IJXX, ICALL, IRET, IPUSHQ, IPO PQ };
```


```
bool need_regids =
    icode in { IRRMOVQ, IOPQ, IPUSHQ, IPO PQ,
              IIRMOVQ, IRMMOVQ, IMRM MOVQ };
```

Register File

- Read ports A, B
- Write ports E, M
- Addresses are register IDs or 0xF (no access)

Control Logic

- srA, srB: read port addresses
- dstA, dstB: write port addresses



Note that wires in the implementation have different semantics depending on the operation.

Source A

Where is register A coming from?

	OPq rA,rB	
Decode	valA \leftarrow R[rA]	Read operand A
	rmmovq rA,D(rB)	
Decode	valA \leftarrow R[rA]	Read operand A
	popq rA	
Decode	valA \leftarrow R[%rsp]	Read stack pointer
	jXX Dest	
Decode		No operand
	call Dest	
Decode		No operand
	ret	
Decode	valA \leftarrow R[%rsp]	Read stack pointer

```
int srcA = [  
    icode in { IRRMOVQ, IRMMOVQ, IOPQ, IPUSHQ }: rA;  
    icode in { IPOPQ, IRET }: RESP;  
    1: RNONE # Don't need register  
];
```



Execute Logic

Units

- ALU: Implements the 4 required functions, and generates condition code values.
- CC: Register with 3 condition code bits.
- bcond: computes branch flag.

Control Logic

- Set CC: should condition code register be loaded?
- ALU A: Input A to ALU
- ALU B: Input B to ALU
- ALU fun: What function should ALU compute?



ALU A Input

What is feeding the A input to the ALU?

	<code>OPq rA,rB</code>	
Execute	$\text{valE} \leftarrow \text{valB OP valA}$	Perform ALU operation
	<code>rmmovq rA,D(rB)</code>	
Execute	$\text{valE} \leftarrow \text{valB} + \text{valC}$	Compute effective address
	<code>popq rA</code>	
Execute	$\text{valE} \leftarrow \text{valB} + 8$	Increment stack pointer
	<code>jXX Dest</code>	
Execute		No operation
	<code>call Dest</code>	
Execute	$\text{valE} \leftarrow \text{valB} + -8$	Decrement stack pointer
	<code>ret</code>	
Execute	$\text{valE} \leftarrow \text{valB} + 8$	Increment stack pointer

```
int aluA = [  
  icode in { IRRMOVQ, IOPQ }: valA;  
  icode in { IIRMOVQ, IRMMOVQ, IMRMVQ }: valC;  
  icode in { ICALL, IPUSHQ }: -8;  
  icode in { IRET, IPOPQ }: 8;  
  # Other instructions don't need an ALU  
];
```

ALU Operation

What function should the ALU perform?

Execute	<code>OPq rA,rB</code> $valE \leftarrow valB \text{ OP } valA$	Perform ALU operation (op)
Execute	<code>rmmovq rA,D(rB)</code> $valE \leftarrow valB + valC$	Compute effective address (add)
Execute	<code>popq rA</code> $valE \leftarrow valB + 8$	Increment stack pointer (add)
Execute	<code>jXX Dest</code>	No operation
Execute	<code>call Dest</code> $valE \leftarrow valB + -8$	Decrement stack pointer (add)
Execute	<code>ret</code> $valE \leftarrow valB + 8$	Increment stack pointer (add)

```
int alufun = [  
    icode == IOPQ: ifun;  
    1: ALUADD;  
];
```


Memory Logic

Memory

- Reads or writes memory word.

Control Logic

- Mem. read: should word be read?
- Mem. write: should word be written?
- Mem. addr.: select address
- Mem. data: select data



Memory Address

What memory address is stored / loaded?

Memory	OPq rA,rB	No operation
Memory	rmmovq rA,D(rB) M8[valE] ← valA	Write value to memory
Memory	popq rA valM ← M8[valA]	Read from stack
Memory	jXX Dest	No operation
Memory	call Dest M8[valE] ← valP	Write return value on stack
Memory	ret valM ← M8[valA]	Increment stack pointer

```
int mem_addr = [  
    icode in { IRMMOVQ, IPUSHQ, ICALL, IMRMOVQ }: valE;  
    icode in { IPOPQ, IRET }: valA;  
    # Other instructions don't need address  
];
```

Memory Read

For what instructions is memory read?


	<code>OPq rA,rB</code>	
Memory		No operation
	<code>rmmovq rA,D(rB)</code>	
Memory	<code>M8[valE] ← valA</code>	Write value to memory
	<code>popq rA</code>	
Memory	<code>valM ← M8[valA]</code>	Read from stack
	<code>jXX Dest</code>	
Memory		No operation
	<code>call Dest</code>	
Memory	<code>M8[valE] ← valP</code>	Write return value on stack
	<code>ret</code>	
Memory	<code>valM ← M8[valA]</code>	Increment stack pointer

```
bool mem_read = icode in { IMRMOVQ, IPOPQ, IRET };
```

Write Back Logic

Notice for Write-back, there is no explicit hardware here.

That's because the location for writing back was determined at the decode stage. At this stage we have simply computed the values to write-back into the register file!



Destination E

Where to store the value computed by the ALU?

	OPq rA,rB	
Write-back	R[rB] ← valE	Write back result
	rmmovq rA,D(rB)	
Write-back		None
	popq rA	
Write-back	R[%rsp] ← valE	Update stack pointer
	jXX Dest	
Write-back		None
	call Dest	
Write-back	R[%rsp] ← valE	Update stack pointer
	ret	
Write-back	R[%rsp] ← valE	Update stack pointer

```
int dstE = [  
    icode in { IRRMOVQ, IIRMOVQ, IOPQ }: rB;  
    icode in { IPUSHQ, IPOPQ, ICALL, IRET }: RESP;  
    1: RNONE # Don't need register  
];
```



PC Update Logic

New PC

Select next value of PC.

Depends on:

- `icode`: current instruction
- `Bch`: result of branch logic
- `valC`: constant from instruction word
- `valM`: value from memory (stack)
- `valP`: predicted value from fetch




PC Update

What is the new value of the PC?

	OPq rA,rB	
PC update	$PC \leftarrow valP$	Update PC (by 2)
	rmmovq rA,D(rB)	
PC update	$PC \leftarrow valP$	Update PC (by 10)
	popq rA	
PC update	$PC \leftarrow valP$	Update PC (by 2)
	jXX Dest	
PC update	$PC \leftarrow Bch ? valC : valP$	Update PC (to what?)
	call Dest	
PC update	$PC \leftarrow valC$	Set PC to destination
	ret	
PC update	$PC \leftarrow valM$	Set PC to return address

```
int new_pc = [  
    icode == ICALL: valC;  
    icode == IJXX && Bch: ValC;  
    icode == IRET: valM;  
    1: valP;  
];
```

SEQ Operation



State: All updated as the clock rises.

- PC register
- Condition Code register
- Register file


Combinational Logic

- ALU
- Control logic


Sequential Logic

- Instruction memory
- Register file
- Data memory

SEQ Operation 2




Cycle 1:	0x000:	irmovq	\$0x100,%rbx	# %rbx <-- 0x100
Cycle 2:	0x006:	irmovq	\$0x200,%rdx	# %rdx <-- 0x200
Cycle 3:	0x00c:	addq	%rdx,%rbx	# %rbx <-- 0x300, CC <-- 000
Cycle 4:	0x00e:	je	dest	# Not taken




- state is set according to first `irmovq` instruction
- combinational logic is starting to react to state changes

SEQ Operation 3




Cycle 1:	0x000:	irmovq	\$0x100,%rbx	# %rbx <-- 0x100
Cycle 2:	0x006:	irmovq	\$0x200,%rdx	# %rdx <-- 0x200
Cycle 3:	0x00c:	addq	%rdx,%rbx	# %rbx <-- 0x300, CC <-- 000
Cycle 4:	0x00e:	je	dest	# Not taken




- state is set according to second irmovq instruction
- combinational logic generates results for addq instruction

SEQ Operation 4




Cycle 1:	0x000:	irmovq	\$0x100,%rbx	# %rbx <-- 0x100
Cycle 2:	0x006:	irmovq	\$0x200,%rdx	# %rdx <-- 0x200
Cycle 3:	0x00c:	addq	%rdx,%rbx	# %rbx <-- 0x300, CC <-- 000
Cycle 4:	0x00e:	je	dest	# Not taken




- state is set according to addq instruction
- combinational logic starting to react to state changes

SEQ Operation 5



Cycle 1:	0x000:	irmovq	\$0x100,%rbx	# %rbx <-- 0x100
Cycle 2:	0x006:	irmovq	\$0x200,%rdx	# %rdx <-- 0x200
Cycle 3:	0x00c:	addq	%rdx,%rbx	# %rbx <-- 0x300, CC <-- 000
Cycle 4:	0x00e:	je	dest	# Not taken



- state is set according to addq instruction
- combinational logic generates results for je instruction

Implementation

- Express every instruction as a series of simple steps.
- Follow same general flow for each instruction type.
- Assemble registers, memories, predesigned combinational blocks.
- Connect with control logic.

Limitations

- Too slow to be practical. *What is the slowest stage?*
- In one cycle, must propagate through instruction memory, register file, ALU, and data memory.
- Would need to run the clock very slowly.
- Hardware units are only active for a fraction of the clock cycle.

Where We're Headed: Pipelining

