





RISC code	TIL (operand format)	TASL (target format)
ld R3, 4(R2) add R4, R1, R3 st R4, 4(R2) addi R5, R4, 4(R2) addi R5, R4, #2 begz R4, Block3	.bbegin block1 read \$t1, \$g1 read \$t2, \$g2 ld \$t3, 4(\$t2) add \$t4, \$t1, \$t3 st \$t4, 4(\$t2) add1 \$t5, \$t4, 2 teqz \$t6, \$t4 b_t<\$t6> block3 b_f<\$t6> block2 write \$g5, \$t5 .bend block1	[R1] \$g1 [2] [R2] \$g2 [1] [4] [1] 1d L[1] 4 [2] [2] add [3] [4] [3] mov [5] [6] [4] st S[2] 4 [5] add1 2 [M1] [6] teqz [7] [8] [7] b_t block3 [8] b_f block2 [W1] \$g5
Block outputs fixed (3 in this example)	.bbegin block2	












TA	SL (targ	et format)			Objec	et Code	
[R1]	\$g1	[2]	v reg	Т	1	TO]
[R2]	\$g2	[1] [4]	v reg	Т	1	TO]
[1]	ld	L[1] 4	opcode	pr	LSID	imm	TO
[2]	add	[3] [4]	opcode	pr	хор	T1	TO
[3]	mov	[5] [6]	opcode	pr	хор	T1	TO
[4]	st	S[2] 4	opcode	pr	LSID	imm	0
[5]	addi	2 [W1]	opcode	pr	хор	imm	TO
[6]	teqz	[7] [8]	opcode	pr	хор	T1	TO
[7]	b_t	block3	opcode	pr	exit	offs	et
[8]	b_f	block2	opcode	pr	exit	offs	et
[W1]	\$g5		v reg				


TASL (tar	get format)			Objec	t Code	
[R1] \$g1	[2]	1 00001	[2]]
[R2] \$g2	[1] [4]	1 00010	[1]	[4]]
[1] ld	L[1] 4	ld	00	00001	4	[2]
[2] add	[3] [4]	add	00		[3]	[4]
[3] mov	[5] [6]	mov	00		[5]	[6]
[4] st	S[2] 4	st	00	00010	4	
[5] addi	2 [W1]	addi	00		2	[W1]
[6] teqz	[7] [8]	teqz	00		[7]	[8]
[7] b_t	block3	b	11 (t)	E0	block3	- PC
[8] b_f	block2	b	10 (f)	E1	block2	- PC
[W1] \$g5		1 00101				


		TRIPS Block Format
₽C→	Header Chunk	 Each block is formed from two to five 128-byte program"chunks" Blocks with fewer than five chunks are
-	Instruction Chunk 0 Instruction Chunk 1	128 Bytes expanded to five chunks in the L1 I-cache The header chunk includes a block header (execution flags plus a store mask) and register read/write instructions Each instruction chunk holds 32 4-byte
	Instruction Chunk 2	128 Bytes • A maximally sized block contains 128 regular instructions, 32 read instructions, and 32 write instructions
	Instruction Chunk 3	} 128 Bytes
June 4, 2005		UT-Austin TRIPS Tutorial 22






























































































		Add – Pla		W ICHO III
ET0: ld, mov3, mov3, mov, mov, mov	ET1: mov3, ld, mov, mov, mov, mov	ET2: mov, mov3, ld, addi, addi, mov	ET3: mov, mov, mov, mov3, ld	 The scheduler analyzes each block dataflow graph It inserts fanout instructions, as
ET4: ld, ld, ld, mov3, addi	ET5: ld, mov3, mov3, fadd, sd	ET6: ld, fadd, ld, ld, ld	ET7: ld, genu, addi	 needed It places the instructions within the block (they
ET8: ld, ld, ld, mov3, fadd, sd	ET9: ld, ld, ld, ld, fadd	ET10: ld, fadd, fadd, sd	ET11: fadd, fadd, sd, tlt, bro_t	don't have to be in program order)It produces assembly language files
ET12: ld, fadd, fadd, sd	ET13: ld, fadd, fadd, sd	ET14: fadd, fadd, sd, ld	ET15: fadd, fadd, sd, bro_f	 An instruction fires when its operands become available (regardless of position)














































I G I D I D I D	R E E	R E E	R E E	R E E	Network (ESN) Interface Ports PENDING: Pending status of external store requests and spills in each thread ERROR. Errors encountered for
I D I D	E	E	E	E	ERROR: Errors encountered for external store requests and spills in each thread
	Deliv	ers ext	ernal st	ore pendi	ng and error status from D-tiles
June 4, 2005			U	T-Austin TF	IPS Tutorial



















				Fotob	Dina	lina				
				reich	Pipe	ime				
	Cycle 0	Cycle 1	Cycle 2	Cycle 3	Cycle 4	Cycle 5	Cycle 6	Cycle 7	Cycle 8	
Block A	Predict (Stage 0)	Predict (Stage 1)	Predict (Stage 2) Address Select	TLB lookup l-cache lookup	Hit/Miss detection Frame allocation	Fetch SLOT 0	Fetch SLOT 1	Fetch SLOT 2	Fetch SLOT 3	
Block B						Predict (Stage 0)	Predict (Stage 1)	Predict (Stage 2)	Stall	
										-
5	Cycle 9	Cycle 10	Cycle 11	Cycle 12	Cycle 13	Cycle 14	Cycle 15	Cycle 16	Cycle 17	
	Fetch SLOT 4	Fetch SLOT 5	Fetch SLOT 6	Fetch SLOT 7						
	Stall	Address Select	TLB lookup l-cache lookup	Hit/Miss detection Frame allocation	Fetch SLOT 0	Fetch SLOT 1	Fetch SLOT 2	Fetch SLOT 3	Fetch SLOT 4	
			Predict cy	cle	Control cycle	Fetch	cycle			
June 4,	2005			UT-Aust	n TRIPS Tu	torial				79


































 Dynamic block sequence 	111 III I	H H2 H1 H1 H1 H2
5 1		11 112 111 111 111 112
 Local exit history for block H 		
 Local exit history encoding (2) 	/	
 Use only 2 bits from each 3- 	bit exit to permit longer	histories
 History table entry holds 5 ex 	it IDs	
· Prediction table contains exit	IDs and hysteresis bi	ts
	5	
Exit history register	Prediction table entry	Predictor action
01 01 01 00 01 01 01 00	001	Predict "001"
01 01 01 00 01 01 01 00	000	Update history
01 01 01 00 01 01 01 00	000	Predict "000"
	001	Up date history
01 01 01 00 01 01 01 00	001	
01 01 01 00 01 01 01 00	001	

































































































Functional Unit	Latency	Implementation
Integer ALU	1	Synopsys IP
Integer Multiplier	3 (Pipelined)	Synopsys IP
Integer Divider	24 (Iterative)	Synopsys IP
FP Add / Sub	4 (Pipelined)	Synopsys IP
FP Multiplier	4 (Pipelined)	Synopsys IP
FP Comparator	2 (Pipelined)	Synopsys IP
FP DtoI Convert	2 (Pipelined)	Synopsys IP
FP ItoD Convert	3 (Pipelined)	Synopsys IP
FP StoD Convert	2 (Pipelined)	UT TRIPS IP
FP DtoS Convert	3 (Pipelined)	UT TRIPS IP





































TLB	Dep. Pr	LSQ	Cache	Response
Miss	-		-	Report TLB Exception
Hit	Wait (Hit)	-	-	Defer load until all prior stores are received. Non deterministic latency
Hit	Miss	Miss	Hit	Forward data from L1 Cache
Hit	Miss	Miss	Miss	Forward data from L2 Cache (or memory Issue cache fill request (if cacheable)
Hit	Miss	Hit	Hit	Forward data from LSQ
Hit	Miss	Hit	Miss	Forward data from LSQ Issue cache fill request (if cacheable)







































































































UT-Austin TRIPS Tutorial


- Most corrections constraints
- Meet correctness constraints

June 4, 2005


173











min max mean min max mean
min max mean min max mean
SPEC2000 7 42 16 8 42 18
EEMBC 7 31 16 9 67 22
























































































• Pro	lem	
	oad/store mapping to data L1 cache	
	nk unknown to compiler	
• Exa	nple	
	or (i=0; i<1024; i++) {	
/	A[i], L[i], B[i] to all banks A[i] += L[i] + B[i];	
}		












































PR	Description	 Any instruction using the G, I, L, S, or B formation
00	Not Predicated	may be predicated
01	(Reserved)	 A 2-bit predicate field specified whether an instruction is not directed with the second secon
10	Predicated Upon False	instruction is predicated and, if so, upon what condition
11	Predicated Upon True	 Predicated instructions must receive all of their normal operands plus a matching predicate before they are allowed to execute
		 Instructions that meet these criteria are said to be <i>enabled</i>
		 Instructions that don't meet these criteria are said to be <i>inhibited</i>
		 Inhibited instructions may cause other dependent instructions to be indirectly inhibite
		 A block completes executing when all of its register and memory outputs are produced (it is not necessary for all of its instructions to execute)

	ISA: Load	is and	510105	
Mnemonic	Name	Format	Sources	Targets
LB	Load Byte	L	OP0, IMM	T0
LBS	Load Byte Signed	L	OP0, IMM	TO
LH	Load Halfword	L	OP0, IMM	Т0
LH	Load Halfword Signed	L	OP0, IMM	T0
LW	Load Word	L	OP0, IMM	TO
LWS	Load Word Signed	L	OP0, IMM	Т0
LD	Load Doubleword	L	OP0, IMM	Т0
SB	Store Byte	S	OP0, OP1, IMM	None
SH	Store Halfword	S	OP0, OP1, IMM	None
SW	Store Word	S	OP0, OP1, IMM	None
SD	Store Doubleword	S	OP0, OP1, IMM	None
 LBS: T0 = LH: T0 = LHS: T0 = LW: T0 = LWS: T0 = 	<pre>ZEXT(MEM_B(OP0 + SEXT(INM)]) SEXT(MEM_B(OP0 + SEXT(INM)]) ZEXT(MEM_H(OP0 + SEXT(INM)]) SEXT(MEM_H(OP0 + SEXT(INM)]) SEXT(MEM_W(OP0 + SEXT(INM)]) SEXT(MEM_W(OP0 + SEXT(INM)]) ZEXT(MEM_D(OP0 + SEXT(INM)])</pre>	• SW:	MEM_H[OPO + SEXT(IMM) MEM_W[OPO + SEXT(IMM) MEM_D[OPO + SEXT(IMM)] = OP1[31:0]

Mnemonic	Name	Format	Sources	Targets
ADD	Add	G	OP0, OP1	T0, T1
ADDI	Add Immediate	I	OP0, IMM	T0
SUB	Subtract	G	OP0, OP1	T0, T1
SUBI	Subtract Immediate	I	OP0, IMM	T0
MUL	Multiply	G	OP0, OP1	T0, T1
MULI	Multiply Immediate	I	OP0, IMM	T0
DIVS	Divide Signed	G	OP0, OP1	T0, T1
DIVSI	Divide Signed Immediate	Ι	OP0, IMM	T0
DIVU	Divide Unsigned	G	OP0, OP1	T0, T1
DIVUI	Divide Unsigned Immediate	I	OP0, IMM	T0

ND		Format	Sources	Targets
ND	Bitwise AND	G	OP0, OP1	T0, T1
NDI	Bitwise AND Immediate	I	OP0, IMM	T0
R	Bitwise OR	G	OP0, OP1	T0, T1
RI	Bitwise OR Immediate	I	OP0, IMM	T0
OR	Bitwise XOR	G	OP0, OP1	T0, T1
ORI	Bitwise XOR Immediate	I	OP0, IMM	T0

	ISA: Int	leger 3	Shill	
Mnemonic	Name	Format	Sources	Targets
SLL	Shift Left Logical	G	OP0, OP1	T0, T1
SLLI	Shift Left Logical Immediate	I	OP0, IMM	T0
SRL	Shift Right Logical	G	OP0, OP1	T0, T1
SRLI	Shift Right Logical Immediate	I	OP0, IMM	Т0
SRA	Shift Right Arithmetic	G	OP0, OP1	T0, T1
SRAI	Shift Right Arithmetic Immediate	I	OP0, IMM	Т0
OperaThe location	nd 1 provides the data to be ind 2 or IMM provides the sh ower 6 bits of the shift count igher bits of the shift count a	nift count are interp		gned quantity

Mnemonic	Name	Format	Sources	Targets
EXTSB	Extend Signed Byte	G	OP0	T0, T1
EXTSH	Extend Signed Halfword	G	OP0	T0, T1
EXTSW	Extend Signed Word	G	OP0	T0, T1
EXTUB	Extend Unsigned Byte	G	OP0	T0, T1
EXTUH	Extend Unsigned Halfword	G	OP0	T0, T1
EXTUW	Extend Unsigned Word	G	OP0	T0, T1
• These	are better than doing a left	shift follov	wed by a right	shift

Mnemonic	Name	Format	Sources	Targets
TEQ	Test EQ	G	OP0, OP1	T0, T1
INE	Test NE	G	OP0, OP1	T0, T1
TLE	Test LE	G	OP0, OP1	T0, T1
TLEU	Test LE Unsigned	G	OP0, OP1	T0, T1
TLT	Test LT	G	OP0, OP1	T0, T1
TLTU	Test LT Unsigned	G	OP0, OP1	T0, T1
TGE	Test GE	G	OP0, OP1	T0, T1
IGEU	Test GE Unsigned	G	OP0, OP1	T0, T1
TGT	Test GT	G	OP0, OP1	T0, T1
TGTU	Test GT Unsigned	G	OP0, OP1	T0, T1

Mnemonic	Name	Format	Sources	Targets
TEQI	Test EQ Immediate	I	OP0, IMM	T1
TNEI	Test NE Immediate	I	OP0, IMM	Tl
TLEI	Test LE Immediate	I	OP0, IMM	T1
TLEUI	Test LE Unsigned Immediate	I	OP0, IMM	T1
TLTI	Test LT Immediate	I	OP0, IMM	T1
TLTUI	Test LT Unsigned Immediate	I	OP0, IMM	T1
TGEI	Test GE Immediate	I	OP0, IMM	T1
TGEUI	Test GE Unsigned Immediate	I	OP0, IMM	T1
TGTI	Test GT Immediate	I	OP0, IMM	Tl
TGTUI	Test GT Unsigned Immediate	I	OP0, IMM	Tl

	Name	Format	Sources	Targets
FADD	FP Add	G	OP0, OP1	T0, T1
FSUB	FP Substract	G	OP0, OP1	T0, T1
FMUL	FP Multiply	G	OP0, OP1	T0, T1
FDIV	FP Divide (simulator only!)	G	OP0, OP1	T0, T1
 These 	operations are performed as	suming d	ouble-precision	values

Inemonic	Name	Format	Sources	Targets
EQ	FP Test EQ	G	OP0, OP1	T0, T1
NE	FP Test NE	G	OP0, OP1	T0, T1
LE	FP Test LE	G	OP0, OP1	T0, T1
LT	FP Test LT	G	OP0, OP1	T0, T1
GE	FP Test GE	G	OP0, OP1	T0, T1
GT	FP Test GT	G	OP0, OP1	T0, T1

UT-Austin TRIPS Tutorial

Mnemonic	Name	Format	Sources	Targets
FITOD	Convert Integer to Double FP	G	OP0	T0, T1
FDTOI	Convert Double FP to Integer	G	OP0	T0, T1
FSTOD	Convert Single FP to Double FP	G	OP0	T0, T1
FDTOS	Convert Double FP to Single FP	G	OP0	T0, T1
 FITO 	D: Converts a 64-bit signed in	teger to	a double-pree	sion moat

June 4, 2005

Mnemonic	Name	Format	Sources	Targets
BR	Branch	В	OP0	PC
BRO	Branch with Offset	В	OFFSET	PC +=
CALL	Call	В	OP0	PC
CALLO	Call with Offset	В	OFFSET	PC +=
RET	Return	В	OP0	PC
SCALL	System Call	В	None	PC

- Call and return behave like normal branches (but may be treated in a special way be a hardware branch predictor)
- The System Call instruction will trigger a System Call Exception

June 4, 2005 UT-Austin TRIPS Tutorial

235

Mnemonic	Name	Format	Sources	Targets
NULL	Nullify Output	G	None	T0, T1
MOV	Move	G	OP0	T0, T1
MOVI	Move Immediate	I	IMM	T0
MOV3	Move to three targets	M3	OP0	T0, T1, T2
MOV4	Move to four targets	M4	OP0	T0, T1, T2, T3
MFPC	Move from PC	I	None	T0
GENS	Generate Signed Constant	C	CONST	T0
GENU	Generate Unsigned Constant	C	CONST	T0
APP	Append Constant	C	OP0, CONST	T0
NOP	No Operations	C	None	None
Lock	Load and Lock	L	OP0	T0
 MOV is t The gener Three ins 	a special instruction for cancelling one or more the same as RPT (but with a conventional nam rate and append instructions may be used to fo tructions are required to form a 64-bit constant ructions are required to form a 64-bit constant	e) rm large constan	ts	

Interface	Width	Freq	Multiplier	Bytes/Sec				
Processor Data Cache (Fill + Spill)	128 bits	533 MHz	4*2	68 GB/s				
Processor Data Cache (Load + Store)	64 bits	533 MHz	4*2	34 GB/s				
Processor Inst Cache (Fetch or Fill)	128 bits	533 MHz	4	34 GB/s				
Processor to OCN Interface	128 bits	533 MHz	5*2*0.8	68 GB/s				
On-Chip Network Link (64B Read)	128 bits	533 MHz	0.8	6.8 GB/s				
On-Chip Memory Bank (64B Read)	128 bits	533 MHz	0.8	6.8 GB/s				
Chip-to-Chip Network Link (64B Read)	64 bits	(266 MHz)	0.8	(1.7 GB/s)				
DDR 266 SDRAM (64B Read)	64 bits	266 MHz	0.5	1.1 GB/s				
External Bus Interface	32 bits	66 MHz	0.33	88 MB/s				

