

SEQLAB AND HCL

CS429H - SPRING 2011

CHRISTIAN MILLER

SEQLAB

- We give you a bigger, better Y86 simulator
- You modify it to include two new instructions
 - iaddl and leave
- You do this by modifying the HCL description

HCL

- A toy hardware description language
 - Fake, actually compiles into a C program
- Looks a lot like C
- Does not execute sequentially, but simultaneously
 - Think logic gates, not assembly
 - Do not create loops!

DATA

- Only two types: bool (a single bit) and int (32 bits)
- boolsig and intsig tie into the simulator
 - That means don't edit them
- Equals doesn't assign, it renames
 - Basically attaches names to wires

EXPRESSION SYNTAX

Syntax	Meaning
0	Logic value 0
1	Logic value 1
<i>name</i>	Named Boolean signal
<i>int-expr</i> in { <i>int-expr</i> ₁ , <i>int-expr</i> ₂ , ..., <i>int-expr</i> _{<i>k</i>} }	Set membership test
<i>int-expr</i> ₁ == <i>int-expr</i> ₂	Equality test
<i>int-expr</i> ₁ != <i>int-expr</i> ₂	Not equal test
<i>int-expr</i> ₁ < <i>int-expr</i> ₂	Less than test
<i>int-expr</i> ₁ <= <i>int-expr</i> ₂	Less than or equal test
<i>int-expr</i> ₁ > <i>int-expr</i> ₂	Greater than test
<i>int-expr</i> ₁ >= <i>int-expr</i> ₂	Greater than or equal test
! <i>bool-expr</i>	NOT
<i>bool-expr</i> ₁ && <i>bool-expr</i> ₂	AND
<i>bool-expr</i> ₁ <i>bool-expr</i> ₂	OR

EXPRESSION SEMANTICS

- Can be nested using parentheses
- Set membership returns true if something is in a given set
- Expressions basically compile into logic tables
- No partial evaluation, everything is evaluated

CASE SYNTAX

```
[  
  bool-expr1   : int-expr1  
  bool-expr2   : int-expr2  
                :  
  bool-exprk   : int-exprk  
]
```

CASE SEMANTICS

- Think switch statement
- Effectively compiles into a mux (output selector)
- Internally wrangled to evaluate in order
 - You can throw in “1 :” as a default at the end

GO FORTH

- You have an embarrassingly long time to do this.
- It can be done in 15 lines... easily.