Systems I

Datapath Design I

Topics

- Sequential instruction execution cycle
- Instruction mapping to hardware
- Instruction decoding

Overview

How do we build a digital computer?

- Hardware building blocks: digital logic primitives
- Instruction set architecture: what HW must implement

Principled approach

- Hardware designed to implement one instruction at a time
 - Plus connect to next instruction
- Decompose each instruction into a series of steps
 - Expect that most steps will be common to many instructions

Extend design from there

- Overlap execution of multiple instructions (pipelining)
 - Later in this course
- Parallel execution of many instructions
 - In more advanced computer architecture course

Y86 Instruction Set



Building Blocks

Combinational Logic

- Compute Boolean functions of inputs
- Continuously respond to input changes
- Operate on data and implement control



- Store bits
- Addressable memories
- Non-addressable registers
- Loaded only as clock rises





Hardware Control Language

- Very simple hardware description language
- Can only express limited aspects of hardware operation
 - Parts we want to explore and modify

Data Types

- bool: Boolean
 - a, b, c, ...
- int: words
 - A, B, C, ...
 - Does not specify word size---bytes, 32-bit words, ...

Statements

- bool a = bool-expr ;
- int A = int-expr ;

HCL Operations

Classify by type of value returned

Boolean Expressions

- Logic Operations
 - a && b, a || b, !a
- Word Comparisons
 - \bullet A == B, A != B, A < B, A <= B, A >= B, A > B
- Set Membership
 - A in { B, C, D }
 - » Same as A == B || A == C || A == D

Word Expressions

- Case expressions
 - [a : A; b : B; c : C]
 - Evaluate test expressions a, b, c, ... in sequence
 - Return word expression A, B, C, ... for first successful test

SEQ Hardware Structure

State

- Program counter register (PC)
- Condition code register (CC)
- Register File
- Memories
 - Access same memory space
 - Data: for reading/writing program data
 - Instruction: for reading instructions

Instruction Flow

- Read instruction at address specified by PC
- Process through stages
- Update program counter





Instruction Decoding



Instruction Format

- Instruction byte icode:ifun
- Optional register byte rA:rB
- Optional constant word valC

Executing Arith./Logical Operation

OPl rA, rB

6 fn **rA rB**

Fetch

Read 2 bytes

Decode

Read operand registers

Execute

- Perform operation
- Set condition codes

Memory

Do nothing

Write back

Update register

PC Update

- Increment PC by 2
- Why?

Stage Computation: Arith/Log. Ops

	OPI rA, rB	
Fetch	icode:ifun ← M ₁ [PC]	Read instruction byte
	rA:rB ← M ₁ [PC+1]	Read register byte
	valP ← PC+2	Compute next PC
Decode	valA ← R[rA]	Read operand A
	valB ← R[rB]	Read operand B
Execute	valE ← valB OP valA	Perform ALU operation
	Set CC	Set condition code register
Memory		
Write	R[rB] ← valE	Write back result
back		
PC update	PC ← valP	Update PC

- Formulate instruction execution as sequence of simple steps
- Use same general form for all instructions

Executing rmmovl

Fetch

Decode

Execute

 rmmovl rA, D (rB)
 4
 0
 rA rB
 D

 ch
 Memory

 a Read 6 bytes
 a Write to memory

 ode
 Write back

 a Read operand registers
 a Do nothing

 cute
 PC Update

 a Compute effective address
 a Increment PC by 6

Stage Computation: rmmovl

	rmmovl rA, D(rB)	
	icode:ifun ← M ₁ [PC]	Rea
Fatab	rA:rB ← M ₁ [PC+1]	Rea
Fetch	valC ← M₄[PC+2]	Rea
	valP ← PC+6	Со
Decede	valA ← R[rA]	Rea
Decode	valB ← R[rB]	Rea
Execute	valE ← valB + valC	Co
Memory	M₄[valE] ← valA	Wr
Write		
back		
PC update	PC ← valP	Up

Read instruction byte Read register byte Read displacement D Compute next PC Read operand A Read operand B Compute effective address

Write value to memory

Jpdate PC

Use ALU for address computation

Executing popl

b 0 rA 8

Fetch

Read 2 bytes

Decode

Read stack pointer

Execute

Increment stack pointer by 4

Memory

Read from old stack pointer

Write back

- Update stack pointer
- Write result to register

PC Update

Increment PC by 2

Stage Computation: popl

	popl rA	
	icode:ifun ← M ₁ [PC]	
Fetch	rA:rB ← M ₁ [PC+1]	
	valP ← PC+2	
Decede	valA ← R[%esp]	
Decode	valB ← R [%esp]	
Execute	valE ← valB + 4	
Memory	valM ← M₄[valA]	
Write	R[%esp] ← valE	
back	R[rA] ← valM	
PC update	PC ← valP	

Read instruction byte Read register byte

Compute next PC Read stack pointer Read stack pointer Increment stack pointer

Read from stack Update stack pointer Write back result Update PC

- Use ALU to increment stack pointer
- Must update two registers
 - Popped value
 - New stack pointer

Summary

Today

- Sequential instruction execution cycle
- Instruction mapping to hardware
- Instruction decoding

Next time

- Control flow instructions
- Hardware for sequential machine (SEQ)