
Systems I

Datapath Design II

Topics

- Control flow instructions
- Hardware for sequential machine (SEQ)

Executing Jumps



Fetch

- Read 5 bytes
- Increment PC by 5

Decode

Do nothing

Execute

Determine whether to take branch based on jump condition and condition codes

Memory

Do nothing

Write back

Do nothing

PC Update


 Set PC to Dest if branch taken or to incremented PC if not branch

Stage Computation: Jumps

	jXX Dest	
	icode:ifun ← M₁[PC]	Read instruction byte
Fetch	valC ← M ₄ [PC+1] valP ← PC+5	Read destination address Fall through address
Decode		
Execute	Bch ← Cond(CC,ifun)	Take branch?
Memory		
Write		
back		
PC update	PC ← Bch ? valC : valP	Update PC

- **Compute both addresses**
- Choose based on setting of condition codes and branch condition

Executing call



Fetch

- Read 5 bytes
- Increment PC by 5

Decode

Read stack pointer

Execute

Decrement stack pointer by

Memory

Write incremented PC to new value of stack pointer

Write back

Update stack pointer

PC Update

Set PC to Dest

Stage Computation: call

	call Dest	
Fetch	icode:ifun $\leftarrow M_1[PC]$ valC $\leftarrow M_4[PC+1]$ valP $\leftarrow PC+5$	
Decode	valB ← R[%esp]	
Execute	valE ← valB + -4	
Memory	M ₄ [valE] ← valP	
Write	R[%esp] ← valE	
back		
PC update	PC ← valC	
	-	

Read instruction byte

Read destination address
Compute return point

Read stack pointer


Decrement stack pointer

Write return value on stack Update stack pointer

Set PC to destination

- Use ALU to decrement stack pointer
- Store incremented PC

Executing ret



Fetch

Read 1 byte

Decode

Read stack pointer

Execute

Increment stack pointer by 4

Memory

Read return address from old stack pointer

Write back

Update stack pointer

PC Update

Set PC to return address

Stage Computation: ret

	ret	
Fetch	icode:ifun ← M ₁ [PC]	
Decode	valA ← R[%esp] valB ← R[%esp]	
Execute	valE ← valB + 4	
Memory	valM ← M ₄ [valA]	
Write	R[%esp] ← valE	
back		
PC update	PC ← valM	

Read instruction byte

Read operand stack pointer Read operand stack pointer Increment stack pointer

Read return address Update stack pointer

Set PC to return address

- Use ALU to increment stack pointer
- Read return address from memory

Computation Steps

		OPI rA, rB
Fetch	icode,ifun	icode:ifun ← M₁[PC]
	rA,rB	rA:rB ← M ₁ [PC+1]
	valC	
Decode	valP	valP ← PC+2
	valA, srcA	valA ← R[rA]
	valB, srcB	valB ← R[rB]
Execute	valE	valE ← valB OP valA
Lxecute	Cond code	Set CC
Memory	valM	
Write	dstE	R[rB] ← valE
back	dstM	
PC update	PC	PC ← valP

Read instruction byte
Read register byte
[Read constant word]
Compute next PC
Read operand A
Read operand B
Perform ALU operation
Set condition code register
[Memory read/write]
Write back ALU result
[Write back memory result]
Update PC

- All instructions follow same general pattern
- Differ in what gets computed on each step

Computation Steps

		call Dest
Fetch	icode,ifun	icode:ifun ← M₁[PC]
	rA,rB	
	valC	valC ← M ₄ [PC+1]
Decode	valP	valP ← PC+5
	valA, srcA	
	valB, srcB	valB ← R[%esp]
Execute	valE	valE ← valB + -4
Lxecute	Cond code	
Memory	valM	M ₄ [valE] ← valP
Write	dstE	R[%esp] ← valE
back	dstM	
PC update	PC	PC ← valC

Read instruction byte
[Read register byte]
Read constant word
Compute next PC
[Read operand A]
Read operand B
Perform ALU operation
[Set condition code reg.]
[Memory read/write]
[Write back ALU result]
Write back memory result
Update PC

- All instructions follow same general pattern
- Differ in what gets computed on each step

Computed Values

Fetch

icode Instruction code

ifun Instruction function

rA Instr. Register A

rB Instr. Register B

valC Instruction constant

valP Incremented PC

Decode

srcA Register ID A

srcB Register ID B

dstE Destination Register E

dstM Destination Register M

valA Register value A

valB Register value B

Execute

■ valE ALU result

■ Bch Branch flag

Memory

valM Value from memory


SEQ Hardware

Key

- Blue boxes: predesigned hardware blocks
 - E.g., memories, ALU

Fetch

- Gray boxes: control logic
 - Describe in HCL
- **■** White ovals: labels for signals
- Thick lines: 32-bit word values
- Thin lines: 4-8 bit values
- Dotted lines: 1-bit values



Summary

Today

- Control flow instructions
- Hardware for sequential machine (SEQ)

Next time

- Control logic for instruction execution
- Timing and clocking