Systems I

Pipelining IV

Topics

- Implementing pipeline control
- Pipelining and performance analysis

Implementing Pipeline Control



- Combinational logic generates pipeline control signals
- Action occurs at start of following cycle

Initial Version of Pipeline Control

```
bool F stall =
    # Conditions for a load/use hazard
    E icode in { IMRMOVL, IPOPL } && E dstM in { d srcA, d srcB } ||
    # Stalling at fetch while ret passes through pipeline
    IRET in { D icode, E icode, M icode };
bool D stall =
    # Conditions for a load/use hazard
    E icode in { IMRMOVL, IPOPL } && E dstM in { d srcA, d srcB };
bool D bubble =
    # Mispredicted branch
     (E icode == IJXX && !e Bch) ||
    # Stalling at fetch while ret passes through pipeline
     IRET in { D icode, E icode, M icode };
bool E bubble =
    # Mispredicted branch
     (E icode == IJXX && !e Bch) ||
    # Load/use hazard
    E icode in { IMRMOVL, IPOPL } && E dstM in { d srcA, d srcB};
```

Control Combinations



Special cases that can arise on same clock cycle

Combination A

- Not-taken branch
- ret instruction at branch target

Combination B

- Instruction that reads from memory to %esp
- Followed by ret instruction

Control Combination A





Condition	F	D	E	Μ	W
Processing ret	stall	bubble	normal	normal	normal
Mispredicted Branch	normal	bubble	bubble	normal	normal
Combination	stall	bubble	bubble	normal	normal

- Should handle as mispredicted branch
- Stalls F pipeline register
- But PC selection logic will be using M_valM anyhow

Control Combination B



Condition	F	D	E	М	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Combination	stall	bubble + stall	bubble	normal	normal

- Would attempt to bubble and stall pipeline register D
- Signaled by processor as pipeline error

Handling Control Combination B



Condition	F	D	E	М	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Combination	stall	stall	bubble	normal	normal

- Load/use hazard should get priority
- ret instruction should be held in decode stage for additional cycle

Corrected Pipeline Control Logic

bool D_bubble = # Mispredicted branch (E_icode == IJXX && !e_Bch) || # Stalling at fetch while ret passes through pipeline IRET in { D_icode, E_icode, M_icode } # but not condition for a load/use hazard

- && !(E_icode in { IMRMOVL, IPOPL }
 - && E_dstM in { d_srcA, d_srcB });

Condition	F	D	E	М	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Combination	stall	stall	bubble	normal	normal

- Load/use hazard should get priority
- ret instruction should be held in decode stage for additional cycle

Pipeline Summary

Data Hazards

- Most handled by forwarding
 - No performance penalty
- Load/use hazard requires one cycle stall

Control Hazards

- Cancel instructions when detect mispredicted branch
 - Two clock cycles wasted
- Stall fetch stage while ret passes through pipeline
 - Three clock cycles wasted

Control Combinations

- Must analyze carefully
- First version had subtle bug
 - Only arises with unusual instruction combination

Performance Analysis with Pipelining

 $CPU time = \frac{Seconds}{Program} = \frac{Instructions}{Program} * \frac{Cycles}{Instruction} * \frac{Seconds}{Cycle}$

Ideal pipelined machine: CPI = 1

- One instruction completed per cycle
- But much faster cycle time than unpipelined machine

However - hazards are working against the ideal

- Hazards resolved using forwarding are fine
- Stalling degrades performance and instruction comletion rate is interrupted

CPI is measure of "architectural efficiency" of design

Computing CPI

CPI

Function of useful instruction and bubbles

$$CPI = \frac{C_i + C_b}{C_i} = 1.0 + \frac{C_b}{C_i}$$

- C_{b}/C_{i} represents the pipeline penalty due to stalls
- Can reformulate to account for
 - Ioad penalties (Ip)
 - branch misprediction penalties (mp)
 - return penalties (rp)

$$CPI = 1.0 + lp + mp + rp$$

Computing CPI - II

So how do we determine the penalties?

- Depends on how often each situation occurs on average
- How often does a load occur and how often does that load cause a stall?
- How often does a branch occur and how often is it mispredicted
- How often does a return occur?

We can measure these

- simulator
- hardware performance counters

We can estimate through historical averages

Then use to make early design tradeoffs for architecture

Computing CPI - III

Cause	Name	Instruction Frequency	Condition Frequency	Stalls	Product
Load/Use	lp	0.30	0.3	1	0.09
Mispredict	mp	0.20	0.4	2	0.16
Return	rp	0.02	1.0	3	0.06
Total penalty					0.31

CPI = 1 + 0.31 = 1.31 == 31% worse than ideal

This gets worse when:

- Account for non-ideal memory access latency
- Deeper pipelines (where stalls per hazard increase)

Summary

Today

- Pipeline control logic
- Effect on CPI and performance

Next Time

- Further mitigation of branch mispredictions
- State machine design