Systems I


Logic Design II


Topics


- Storage technologies
- Capacity and latency trends
- The hierarchy

Storing 1 Bit

Bistable Element









V1

Storing 1 Bit (cont.)


Bistable Element






Storing and Accessing 1 Bit


Bistable Element














Setting




Storing




1-Bit Latch



Latching




Storing



Transparent 1-Bit Latch

Latching


Changing D



- When in latching mode, combinational propagation from D to Q+ and Q-
- Value latched depends on value of D as C falls

Edge-Triggered Latch

Time



 Output remains stable at all other times




Structure i₇ D Q+ **0**₇ С **i**₆ D **0**₆ Q+ С **i**₅ D **0**₅ Q+ С **i**₄ D **0**₄ Q+ 0 С **i**₃ D **0**₃ Q+ С **i**₂ D **0**₂ Q+ С i, Clock D **0**₁ Q+ С i₀ D **0**0 Q+ С Clock

- Stores word of data
 - Different from *program registers* seen in assembly code
- Collection of edge-triggered latches
- Loads input on rising edge of clock

Register Operation



- Stores data bits
- For most of time acts as barrier between input and output
- As clock rises, loads input



Clock period

Need traffic control to make sure signals arrive in different places at the right time


- Synchronous systems employ a clock
- Sometimes global
- Serves to enforce timing protocol across chip

Clock frequency = 1/clock period


- Measured in cycles per second (Hertz)
- Ins clock period => 1 GHz clock
- 200 picosecond period => 5 GHz clock

Historically - faster clock = faster computer (why?)


Simple State Machine Example




- Accumulator circuit
- Load or accumulate on each cycle




Random-Access Memory



- Stores multiple words of memory
 - Address input specifies which word to read or write
- Register file
 - Holds values of program registers
 - %eax, %esp, etc.
 - Register identifier serves as address
 - » ID 8 implies no read or write performed
- Multiple Ports
 - Can read and/or write multiple words in one cycle
 - » Each has separate address and data input/output



Register File Timing




Reading

- Like combinational logic
- Output data generated based on input address
 - After some delay

Writing

- Like register
- Update only as clock rises



Register Files versus large RAM

Register files

- Small
- Multiported (sometimes 6-8 ports)
- Fast to access
- Addressed by word

Random Access Memory (SRAM, DRAM, etc.)

- Large
- Usually single-ported, sometime dual-ported
- Slower to access
- Addressed by byte (often accessed for many bytes)

Large RAM

How large is large?

- 2¹⁰ = Kilobyte
- 2²⁰ = Megabyte
- 2³⁰ = Gigabyte
- 2⁴⁰ = Terabyte
- 2⁵⁰ = Petabyte

Desktops today have a Gigabyte+ of DRAM, many clusters have a Terabyte+ of DRAM

SRAM: 6 transistors, data doesn't decay

DRAM: 1 capacitor/1 transistor, data must be refreshed

Memory organization

Logically a memory is a 2-D array

- Rows = number of addressible items
- Column width = # bits per entry in memory

"Addressibility"

Size of addressible item (column width)

"Address Space"

Number of bits to specify number of entries (log₂Rows)

Reality

- Physical organization of memory on memory chips is much more complicated (multiple banks, chips, interleaving)
- Most memory access involve many bytes

Summary

Computation

- Performed by combinational logic
- Computes Boolean functions
- Continuously reacts to input changes

Storage

- Registers
 - Hold single words
 - Loaded as clock rises
- Random-access memories
 - Hold multiple words
 - Possible multiple read or write ports
 - Read word when address input changes
 - Write word as clock rises