

# Automated Deadlock Verification in Register Transfer Level Designs of Communication Fabrics


Sebastiaan J.C. Joosten  
Julien Schmaltz

**Open Universiteit**


[www.ou.nl](http://www.ou.nl)




# Automated Deadlock Verification in Register Transfer Level Designs of Communication Fabrics



RTL design



Our approach




(candidate)  
deadlock  
configurations

## Our approach

- Sound for deadlock freedom / Complete for finding deadlocks
- Fast because:
  - abstract from queues (using Verilog module structure)
  - use off-the shelf SAT solvers
  - find static deadlock configurations (just one state!)

# Encoding deadlocks = Encoding persistency


- A dead queue is one that never releases its packet



$$\diamond \square (\neg \text{dequeue} \wedge \text{not\_empty})$$

## Encoding persistency


- Persistency can be propagated over the network



$$\diamond \square a \wedge \diamond \square b \rightarrow \diamond \square c$$


# Encoding persistency

- Persistency can be propagated over the network




# Encoding persistency

- Persistency can be propagated over the network



◇ □ enqueue → ◇ □ not\_empty


# Automated Deadlock Verification in Register Transfer Level Designs of Communication Fabrics




- Find essential properties of the design
- Find restrictions for compositional verification



# Automated Deadlock Verification in Register Transfer Level Designs of Communication Fabrics



RTL design



Our approach



automatic proof of  
deadlock freedom

# Check out my poster




**Deadlock Verification  
in Register Transfer Level Designs  
of Communication Fabrics**

This research is funded by NWO, Project 612.001.108 Effective Layered Verification of Networks-on-Chips

Sebastiaan J.C. Joosten  
sjj@ou.nl

Julien Schmaltz  
Julien.Schmaltz@ou.nl



## Context

- Communication fabrics constitute a key component of multicore processors and systems-on-chip.
- Detection of message dependent deadlocks in communication fabrics is a challenge due to the large number of queues and the distributed character of control.

## Motivation

- Verification of deadlock freedom of Register Transfer Level designs of communication fabrics.

## Contribution

- Reduce queues to an abstract entity
- Convert deadlock freedom to an SMT instance
- Implemented approach in ACL2
- Approach scales to large fabrics
- Sound but incomplete: false deadlocks may be found

## Future work:

- Reduce generation time
- Reduce false deadlocks by adding invariants

Sebastiaan J.C. Joosten