


System-on-Chip Verification



SoC functionality is implemented by a combination of hardware and firmware

Verification Challenges


- Verifying the complete HW+FW design is not scalable
- Separate verification of HW and FW misses bugs

Verification of Security Properties

C onfidentiality	Sensitive values must not leak to untrusted entities
I ntegrity	Untrusted entities must not influence sensitive values
A vailability	Untrusted entities must not be able to render the system non-functional

Difficult to specify confidentiality and integrity in LTL because they are not predicates of state; instead they refer to information flow


Synthesizing Instruction-Level Abstractions



Key ideas


- Construct abstraction at **instruction-granularity**
- **Synthesize** abstraction from a template
- Verify correctness: ensure ILA matches RTL

Specifying Information Flow Properties on the ILA



- Can capture both confidentiality and integrity
- We specify properties on an **augmented** ILA
 - High-level system state such as user/su mode, current thread and VM ids, and so on
 - Convert events such as user/su state-transitions into state variables

Verifying Information Flow Properties



- Naïve method requires two “copies” of the transition system; this is avoidable
- Use dynamic taint propagation and CEGAR; refine the taints with the more precise formulation only when this is required

Conclusions

Two main challenges in verifying security properties in SoCs are:

- Considering HW+FW issues together
- Specifying and verifying security properties like confidentiality and integrity

- Template-based synthesis of ILAs solves the HW+FW verification problem
- Specification language and verification techniques for information flow properties solve the security verification problem!