## Instruction Scheduling

## Last time

- Register allocation


## Today

- Instruction scheduling
- The problem: Pipelined computer architecture
- A solution: List scheduling
- Improvements on this solution


## Background: Pipelining Basics

## Idea

- Begin executing an instruction before completing the previous one


## Without Pipelining



## Idealized Instruction Data-Path

## Instructions go through several stages of execution

| Stage 1 | Stage 2 |  |  |  |  | Stage 3 |  |  |  | Stage 4 |  |  | Stage 5 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction Fetch | $\Rightarrow$ | Instruction Decode \& Register Fetch |  |  |  | $\Rightarrow$ | Execute |  |  | Memory Access |  | $\Rightarrow$ | Register Write-back |
| IF | $\Rightarrow$ | ID/RF |  |  |  | $\Rightarrow$ | EX |  | $\Rightarrow$ | MEM |  | $\Rightarrow$ | WB |
|  | time |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | $\stackrel{\Xi}{6}$ | IF | ID | EX | MM | WB |  |  |  |  |  |  |
|  |  | E |  | IF | ID | EX | MM | WB |  |  |  |  |  |
|  |  | $\stackrel{\Omega}{\partial}$ |  |  | IF | ID | EX | MM | WB |  |  |  |  |
|  |  | ${ }_{0}^{0}$ |  |  |  | IF | ID | EX | MM | W WB |  |  |  |
|  |  |  |  |  |  |  | IF | ID | EX | MM | WB |  |  |
|  |  |  |  |  |  |  |  | IF | ID | EX | MM | WB |  |

## Pipelining Details

## Observations

- Individual instructions are no faster (but throughput is higher)
- Potential speedup determined by number of stages (more or less)
- Filling and draining pipe limits speedup
- Rate through pipe is limited by slowest stage
- Less work per stage implies faster clock


## Modern Processors

- Long pipelines: 5 (Pentium), 14 (Pentium Pro), 22 (Pentium 4), 31 (Prescott), 14 (Core i7), 8 ARM 11
- Issue width: 2 (Pentium), 4 (UltraSPARC) or more (dead Compaq EV8)
- Dynamically schedule instructions (from limited instruction window) or statically schedule (e.g., IA-64)
- Speculate
- Outcome of branches
- Value of loads (research)


## What Limits Performance?

## Data hazards

- Instruction depends on result of prior instruction that is still in the pipe

Structural hazards

- Hardware cannot support certain instruction sequences because of limited hardware resources


## Control hazards

- Control flow depends on the result of branch instruction that is still in the pipe


## An obvious solution

- Stall (insert bubbles into pipeline)


## Stalls (Data Hazards)

## Code

$$
\begin{array}{ll}
\text { add } \$ r 1, \$ r 2, \$ r 3 & / / \$ r 1 \text { is the destination } \\
\text { mul } \$ r 4, \$ r 1, \$ r 1 & / / \$ r 4 \text { is the destination }
\end{array}
$$

## Pipeline picture



## Stalls (Structural Hazards)

## Code

$$
\begin{aligned}
& \text { mul } \$ r 1, \$ r 2, \$ r 3 \quad / / \text { Suppose multiplies take two cycles } \\
& \text { mul } \$ r 4, \$ r 5, \$ r 6
\end{aligned}
$$

## Pipeline Picture



## Stalls (Control Hazards)

## Code

$$
\begin{aligned}
& \text { bz } \$ r 1, \text { label } \quad / / \text { if } \$ r 1==0, \text { branch to label } \\
& \text { add } \$ r 2, \$ r 3, \$ r 4
\end{aligned}
$$

## Pipeline Picture



## Hardware Solutions

## Data hazards

- Data forwarding (doesn't completely solve problem)
- Runtime speculation (doesn't always work)


## Structural hazards

- Hardware replication (expensive)
- More pipelining (doesn't always work)


## Control hazards

- Runtime speculation (branch prediction)


## Dynamic scheduling

- Can address all of these issues
- Very successful


## Context: The MIPS R2000

## MIPS Computer Systems

- "First" commercial RISC processor (R2000 in 1984)
- Began trend of requiring nontrivial instruction scheduling by the compiler


## What does MIPS mean?

- Microprocessor without Interlocked Pipeline Stages


## Instruction Scheduling for Pipelined Architectures

## Goal

- An efficient algorithm for reordering instructions to minimize pipeline stalls


## Constraints

- Data dependences (for correctness)
- Hazards (can only have performance implications)


## Simplifications

- Do scheduling after instruction selection and register allocation
- Only consider data hazards


## Recall Data Dependences

## Data dependence

- A data dependence is an ordering constraint on 2 statements
- When reordering statements, all data dependences must be observed to preserve program correctness


## True (or flow) dependences

- Write to variable x followed by a read of x (read after write or RAW) $\mathbf{x}=5$;
Anti-dependences print (x);
- Read of variable $x$ followed by a write (WAR)

Output dependences

- Write to variable x followed by another write to x (WAW)
print (x);
x = 5;
$x=6$;
$\mathbf{x}=5$;
false dependences


## List Scheduling [Gibbons \& Muchnick '86]

## Scope

- Basic blocks


## Assumptions

- Pipeline interlocks are provided (i.e., algorithm need not introduce no-ops)
- Pointers can refer to any memory address (i.e., no alias analysis)
- Hazards take a single cycle (stall); here let's assume there are two...
- Load immediately followed by ALU op produces interlock
- Store immediately followed by load produces interlock


## Main data structure: dependence DAG

- Nodes represent instructions
- Edges ( $\mathrm{s}_{1}, \mathrm{~s}_{2}$ ) represent dependences between instructions
- Instruction $\mathrm{s}_{1}$ must execute before $\mathrm{s}_{2}$
- Sometimes called data dependence graph or data-flow graph


## Dependence Graph Example

Sample code
1 addi $\$ \mathbf{r} 2,1, \$ \mathrm{r} 1$
2 addi \$sp,12,\$sp

| 3 | st | a, \$r0 |
| :---: | :---: | :---: |
| 4 | ld | \$r3,-4 (\$sp) |
| 5 | 1d | \$r4,-8(\$sp) |
| 6 | addi | \$sp, 8 , \$sp |
| 7 | st | 0 (\$sp), \$r2 |
| 8 | ld | \$r5, a |
| 9 | addi | \$r4,1,\$r4 |

Dependence graph


Hazards in current schedule

$$
-(3,4),(5,6),(7,8),(8,9)
$$

Any topological sort is okay, but we want best one

## Scheduling Heuristics

## Goal

- Avoid stalls


## What are some good heuristics?

- Does an instruction interlock with any immediate successors in the dependence graph?
- How many immediate successors does an instruction have?
- Is an instruction on the critical path?


## Scheduling Heuristics (cont)

## Idea: schedule an instruction earlier when...

- It does not interlock with the previously scheduled instruction (avoid stalls)
- It interlocks with its successors in the dependence graph (may enable successors to be scheduled without stall)
- It has many successors in the graph (may enable successors to be scheduled with greater flexibility)
- It is on the critical path (the goal is to minimize time, after all)


## Scheduling Algorithm

Build dependence graph G
Candidates $\leftarrow$ set of all roots (nodes with no in-edges) in G
while Candidates $\neq \varnothing$
Select instruction $s$ from Candidates \{Using heuristics-in order\}
Schedule $s$
Candidates $\leftarrow$ Candidates $-s$
Candidates $\leftarrow$ Candidates $\cup$ "exposed" nodes
\{Add to Candidates those nodes whose predecessors have all been scheduled\}

## Scheduling Example

Dependence Graph


Candidates
1 addi $\$ r 2,1, \$ r 1$
2 addi $\$ \mathrm{sp}, 12, \$ \mathrm{sp}$

Scheduled Code

| 3 | st | $a, \$ r 0$ |
| :--- | :--- | :--- |
| 2 | addi | $\$ s p, 12, \$ s p$ |
| 5 | ld | $\$ r 4,-8(\$ s p)$ |
| 4 | ld | $\$ r 3,-4(\$ s p)$ |
| 8 | ld | $\$ r 5, a$ |
| 1 | addi | $\$ r 2,1, \$ r 1$ |
| 6 | addi | $\$ s p, 8, \$ s p$ |
| 7 | st | $0(\$ s p), \$ r 2$ |
| 9 | addi | $\$ r 4,1, \$ r 4$ |

Hazards in new schedule $-(8,1)$

## Scheduling Example (cont)

Original code

| 1 | addi | $\$ r 2,1, \$ r 1$ |
| :--- | :--- | :--- |
| 2 | addi | $\$ s p, 12, \$ s p$ |
| 3 | st | $\mathrm{a}, \$ r 0$ |
| 4 | ld | $\$ r 3,-4(\$ s p)$ |
| 5 | ld | $\$ r 4,-8(\$ s p)$ |
| 6 | addi | $\$ s p, 8, \$ s p$ |
| 7 | st | $0(\$ s p), \$ r 2$ |
| 8 | ld | $\$ r 5, a$ |
| 9 | addi | $\$ r 4,1, \$ r 4$ |

Hazards in original schedule
$-(3,4),(5,6),(7,8),(8,9)$

| 3 | st | $a, \$ r 0$ |
| :--- | :--- | :--- |
| 2 | addi | $\$ s p, 12, \$ s p$ |
| 5 | ld | $\$ r 4,-8(\$ s p)$ |
| 4 | ld | $\$ r 3,-4(\$ s p)$ |
| 8 | ld | $\$ r 5, a$ |
| 1 | addi | $\$ r 2,1, \$ r 1$ |
| 6 | addi | $\$ s p, 8, \$ s p$ |
| 7 | st | $0(\$ s p), \$ r 2$ |
| 9 | addi | $\$ r 4,1, \$ r 4$ |

Hazards in new schedule
$-(8,1)$

## Complexity

## Quadratic in the number of instructions

- Building dependence graph is $\mathrm{O}\left(\mathrm{n}^{2}\right)$
- May need to inspect each instruction at each scheduling step: $O\left(n^{2}\right)$
- In practice: closer to linear


## Improving Instruction Scheduling

## Techniques

- Scheduling loads
- Register renaming

Deal with data hazards

- Loop unrolling
- Software pipelining
- Predication and speculation

Deal with control hazards

## Scheduling Loads

## Reality

- Loads can take many cycles (slow caches, cache misses)
- Many cycles may be wasted

Most modern architectures provide non-blocking (delayed) loads

- Loads never stall
- Instead, the use of a register stalls if the value is not yet available
- Scheduler should try to place loads well before the use of target register


## Scheduling Loads (cont)

## Hiding latency

- Place independent instructions behind loads

- How many instructions should we insert?
- Depends on latency
- Difference between cache miss and cache hits are growing
- If we underestimate latency: Stall waiting for the load
- If we overestimate latency: Hold register longer than necessary Wasted parallelism


## Balanced Scheduling [Kerns and Eggers'92]

## Idea

- Impossible to know the latencies statically
- Instead of estimating latency, balance the ILP (instruction-level parallelism) across all loads
- Schedule for characteristics of the code instead of for characteristics of the machine

Balancing load

- Compute load level parallelism

$$
\operatorname{LLP}=1+\frac{\# \text { independent instructions }}{\# \text { of loads that can use this parallelism }}
$$

## Balanced Scheduling Example

## Example



LLP for $\mathrm{L} 0=1+4 / 2=3$
LLP for $\mathrm{L} 1=1+2 / 1=3$


## Register Renaming

## Idea

- Reduce false data dependences by reducing register reuse
- Give the instruction scheduler greater freedom

Example

| add | $\$ r 1$, | $\$ r 2,1$ | add | $\$ r 1, \quad \$ r 2,1$ |
| :--- | :--- | :--- | :--- | :--- |
| st | $\$ r 1,[\$ f p+52]$ | $s t$ | $\$ r 1,[\$ f p+52]$ |  |
| mul | $\$ r 1$, | $\$ r 3,2$ |  |  |
| st | $\$ r 1,[\$ f p+40]$ | mul | $\$ r 11, \$ r 3,2$ |  |
|  | $s t$ | $\$ r 11,[\$ f p+40]$ |  |  |


|  | add |
| :--- | :--- |
| mul | $\$ r 1, \$ r 2,11, \$ r 3,2$ |
| st | $\$ r 1,[\$ \mathrm{p}+52]$ |
| st | $\$ r 11,[\$ f p+40]$ |

## Loop Unrolling

## Idea

- Replicate body of loop and iterate fewer times
- Reduces loop overhead (test and branch)
- Creates larger loop body $\Rightarrow$ more scheduling freedom


## Example

L: ldf [r1], f0 fadds $\mathbf{f 0}$, $\mathbf{f 1}$, f2
stf f2, [r1]
Loop $\begin{array}{ll}\text { overhead }\end{array}\left\{\begin{array}{lll}\text { sub } & \mathrm{r} 1, \mathrm{4}, \mathrm{r} 1 \\ \text { cmp } & \mathrm{r} 1,0 \\ \mathrm{bg} & \mathrm{L} \\ \text { nop } & & \end{array}\right.$


Cycles per iteration: 12

## Loop Unrolling Example

## Sample loop

L: ldf [r1], f0
fadds $\mathbf{f 0}$, f1, f2
ldf [r1-4], f10
fadds $\mathbf{f 1 0}$, $\mathbf{f 1}$, f12
stf f2, [r1]
stf f12, [r1-4]
$\left.\begin{array}{lll}\begin{array}{ll}\text { sub } & r 1, \\ \text { cmp } & r 1, \\ \text { bg } \\ \text { nop } & L\end{array} \\ \text { L }\end{array}\right\} \quad$ Loop


Cycles per iteration: 14/2 $=7$
(71\% speedup!)
The larger window lets us hide the latency of the fadds instruction

## Phase Ordering Problem

## Register allocation

- Tries to reuse registers
- Artificially constrains instruction schedule

Just schedule instructions first?

- Scheduling can dramatically increase register pressure

Classic phase ordering problem

- Tradeoff between memory and parallelism

Approaches

- Consider allocation \& scheduling together
- Run allocation \& scheduling multiple times (schedule, allocate, schedule)


## Concepts

## Instruction scheduling

- Reorder instructions to efficiently use machine resources
- List scheduling


## Improving instruction scheduling

- Balanced scheduling
- Consider characteristics of the program
- Register renaming
- Loop unrolling


## Phase ordering problem

## Next Time

## Lecture

- More instruction scheduling


## Scheduling Example

Dependence Graph


Candidates
1 addi $\$ \mathrm{r} 2,1, \$ \mathrm{r} 1$
addi \$sp, B2\$\$(Pp)

8 ld $\$ r 5, a$
9 addi \$r4,1,\$r4

## Scheduling Example

Dependence Graph


Candidates
1 addi $\$ \mathrm{r} 2,1, \$ \mathrm{r} 1$
2 addi \$sp,12,\$sp
3 st $0(\$ s p), \$ r 2$
8 ld $\$ r 5, a$
9 addi $\$ r 4,1, \$ r 4$

## Scheduling Example

Dependence Graph


Candidates
1 addi $\$ \mathrm{r} 2,1, \$ \mathrm{r} 1$
2 addi \$sp,12,\$sp

Scheduled Code

| 3 | st | a, $\$ r 0$ |
| :--- | :--- | :--- |
| 2 | addi | $\$ s p, 12, \$ s p$ |
| 4 | ld | $\$ r 3,-4(\$ s p)$ |
| 5 | ld | $\$ r 4,-8(\$ s p)$ |
| 1 | addi | $\$ r 2,1, \$ r 1$ |
| 6 | addi | $\$ s p, 8, \$ s p$ |
| 8 | ld | $\$ r 5, a$ |
| 7 | st | $0(\$ s p), \$ r 2$ |
| 9 | addi | $\$ r 4,1, \$ r 42$ |

Hazards in New Schedule
$-(8,1)$

## Scheduling Example

Dependence Graph


Candidates
1 addi \$r2,1,\$r1
2 addi \$sp,12,\$sp
3 st a, \$r0

Scheduled Code

| 3 | st | $a, \$ r 0$ |
| :--- | :--- | :--- |
| 2 | addi | $\$ s p, 12, \$ s p$ |
| 4 | ld | $\$ r 3,-4(\$ s p)$ |
| 5 | ld | $\$ r 4,-8(\$ s p)$ |
| 6 | addi | $\$ s p, 8, \$ s p$ |
| 1 | addi | $\$ r 2,1, \$ r 1$ |
| 7 | st | $0(\$ s p), \$ r 2$ |
| 8 | ld | $\$ r 5, a$ |
| 9 | addi | $\$ r 4,1, \$ r 4$ |

Hazards in New Schedule
-(5,6), $(7,8)$

## Software Pipelining

## Basic Idea

- Ideally, we could completely unroll loops and have complete freedom in scheduling across iteration boundaries
- Software pipelining is a systematic approach to scheduling across iteration boundaries without doing loop unrolling
- Use control-flow profiles to identify most frequent path through a loop
- If the most frequent path has hazards, try to move some of the long latency instructions to previous iterations of the loop
- Three parts of a software pipeline
- Kernel: Steady state execution of the pipeline
- Prologue: Code to fill the pipeline
- Epilogue: Code to empty the pipeline


## Software Pipelining Example

## Sample loop (reprise)

| L : ldf | [r1], f0 |
| :---: | :---: |
| fadds | $\mathrm{f0}, \mathrm{f} 1$, f2 |
| stf | f2, [r1] |
| sub | $\mathrm{r} 1,4, \mathrm{r} 1$ |
| cmp | r1, 0 |
| bg | L |
| nop |  |



Cycles per iteration: 12

## Software Pipelining Example (cont)



## Software Pipelining Example (cont)

## Sample loop




Cycles per iteration: 7 ( $71 \%$ speedup!)

