











Compilation advant	ages
<ul> <li>Easier to compile</li> </ul>	e for
<ul> <li>Simpler optimiza</li> </ul>	ation model
<ul> <li>No variable</li> </ul>	length instructions
- Long latency	y instructions (loads, stores, branches) are exposed
- Can re-order	r code to hide the latency of loads, stores, and branches
· <b>F</b> ,	











## VLIW

## **Basic idea**

- Each instruction controls multiple functional units
- Rely on compilers to perform scheduling and to identify parallelism
- Simplified hardware implementations

## Benefits

- Compiler can look at a larger window of instructions than hardware
- Can improve the scheduler even after a chip has been fabricated

## Problems

- Slow compilation times
- No binary compatibility
  - Code is implementation-specific
- Difficult for compilers to deal with aliasing and long latencies

CS380P Lecture 9

Parallel Architectures

13

VLIW and IA-64		
VLIW		
– Big in the embedded	1 market	
<ul> <li>Binary compati</li> </ul>	bility is less of an issue	
– An old idea		
<ul> <li>Horizontal mici</li> </ul>	ocode	
- Multiflow (198	0's)	
– Intel i860 (early	/ 1990's)	
Terminology		
- EPIC: Explicitly Par	rallel Instruction Computer	
– New twist on V	LIW	
<ul> <li>Don't make coo</li> </ul>	le implementation-specific	
– IA-64 is Intel's EPI	C instruction set	
– Itanium was the "fir	st" IA64 implementation	
CS380P Lecture 9	Parallel Architectures	14













