Representation of a final statement.
This is a product type introduced by defprod.
SystemVerilog's final statements are run at the end of simulation. For instance,
module mymod (a, b, ...) ; final $display("Goodbye"); <-- final statement endmodule