Note: interfaces are not allowed to have submodule instances
(SystemVerilog-2012 section 25.3, page 713). However, they
are allowed to have interface instances. We check in basicsanity that modinsts within each interface do indeed
refer to interfaces.