Primitive E module for an AND gate.
We use this to implement vl2014::*vl-1-bit-and*.
Definition: *esim-and*
(defconst *esim-and* '(:n *esim-and* :x (:out ((|out| and |a| |b|))) :i ((|a|) (|b|)) :o ((|out|))))
