• Top
  • Documentation
  • Books
  • Boolean-reasoning
  • Projects
  • Debugging
  • Std
  • Proof-automation
  • Macro-libraries
  • ACL2
  • Interfacing-tools
  • Hardware-verification
    • Gl
    • Esim
    • Vl2014
      • Warnings
      • Primitives
      • Use-set
      • Syntax
      • Getting-started
      • Utilities
      • Loader
      • Transforms
        • Expression-sizing
        • Occform
        • Oprewrite
        • Expand-functions
        • Delayredux
        • Unparameterization
        • Caseelim
        • Split
        • Selresolve
        • Weirdint-elim
        • Vl-delta
        • Replicate-insts
        • Rangeresolve
        • Propagate
        • Clean-selects
        • Clean-params
        • Blankargs
        • Inline-mods
        • Expr-simp
        • Trunc
        • Always-top
        • Gatesplit
        • Gate-elim
        • Expression-optimization
        • Elim-supplies
        • Wildelim
        • Drop-blankports
        • Clean-warnings
        • Addinstnames
        • Custom-transform-hooks
        • Annotate
        • Latchcode
          • Vl-latchcode-synth-always
          • Vl-match-latch-main
          • Vl-careful-match-latch
          • Vl-careless-match-latch
          • Vl-latchcode-synth-alwayses
          • Vl-make-n-bit-latch-vec
          • Vl-make-n-bit-latch
        • Elim-unused-vars
        • Problem-modules
      • Lint
      • Mlib
      • Server
      • Kit
      • Printer
      • Esim-vl
      • Well-formedness
    • Sv
    • Vwsim
    • Fgl
    • Vl
    • X86isa
    • Svl
    • Rtl
  • Software-verification
  • Math
  • Testing-utilities

• Transforms

Latchcode

Simple pattern matching for recognizing latches.

BOZO eventually we will want to develop something akin to edgesynth for dealing with always blocks for latches, but for now our latch recognition is extremely primitive.

Subtopics

Vl-latchcode-synth-always

Try to synthesize a single always block into a latch.

Vl-match-latch-main

Pattern matcher for always blocks that might be simple latches.

Vl-careful-match-latch

Match always statements that are simple latches, with lots of extra sanity checking.

Vl-careless-match-latch

Match always statements that are simple latches, with minimal sanity checking.

Vl-latchcode-synth-alwayses

Vl-make-n-bit-latch-vec

Generate an N-bit latch module for vector-oriented synthesis.

Vl-make-n-bit-latch

Generate an N-bit latch module.