|
|
|---|
|
|
|
|---|
Basic checker to ensure that wire names don't differ only by case.
Stylistically, we don't think wire names ought to differ only by case. Such names might indicate a typo. They could also cause problems for any Verilog tools that standardize all wire names to lowercase, etc.