Representation of do-while loops.
This is a product type, introduced by deftagsum in support of vl-stmt.
do <body> while (<condition>);
See SystemVerilog Section 12.7.5. The semantics are similar to those of do-while loops in C.