• Top
    • Documentation
    • Books
    • Boolean-reasoning
    • Projects
    • Debugging
    • Std
    • Proof-automation
    • Macro-libraries
    • ACL2
    • Interfacing-tools
    • Hardware-verification
      • Gl
      • Esim
      • Vl2014
        • Warnings
        • Primitives
        • Use-set
          • Typo-detection
          • Vl-wireinfo-alistp
          • Vl-annotate-vardecllist-with-wireinfo
          • Vl-useset-report-entry-p
          • Vl-print-useset-report-entry
          • Vl-mark-wires-for-module
          • Vl-split-useset-report
          • Vl-annotate-vardecl-with-wireinfo
          • Vl-mark-wires-for-modinstlist
          • Vl-mark-wires-for-modinst
          • Vl-mark-wires-for-gateinstlist
          • Vl-mark-wires-for-gateinst
          • Vl-mark-wires-for-plainarg
          • Vl-wireinfo-p
            • Vl-wireinfo
            • Make-vl-wireinfo
            • Change-vl-wireinfo
              • Make-honsed-vl-wireinfo
              • Honsed-vl-wireinfo
              • Vl-wireinfo->usedp
              • Vl-wireinfo->setp
            • Vl-mark-wires-for-modulelist
            • Vl-vardecllist-impexp-names
            • Vl-report-totals
            • Vl-mark-wires-for-plainarglist
            • Vl-collect-unused-or-unset-wires
            • Vl-clean-up-warning-wires
            • Vl-print-useset-report-top
            • Vl-mark-wires-for-arguments
            • Vl-useset-report-p
            • Vl-star-names-of-warning-wires
            • Vl-design-use-set-report
            • Vl-module-impexp-names
            • Vl-make-initial-wireinfo-alist
            • Vl-mark-wire-used
            • Vl-mark-wire-set
            • Vl-mark-wires-used
            • Vl-mark-wires-for-assignment
            • Vl-mark-wires-for-assignlist
            • Vl-mark-wires-set
            • Vl-print-useset-report-full-aux
            • Vl-print-typo-alist
            • Vl-print-typo-possibilities
          • Syntax
          • Getting-started
          • Utilities
          • Loader
          • Transforms
          • Lint
          • Mlib
          • Server
          • Kit
          • Printer
          • Esim-vl
          • Well-formedness
        • Sv
        • Fgl
        • Vwsim
        • Vl
        • X86isa
        • Svl
        • Rtl
      • Software-verification
      • Math
      • Testing-utilities
    • Vl-wireinfo-p

    Change-vl-wireinfo

    A copying macro that lets you create new vl-wireinfo-p structures, based on existing structures.

    Syntax:

    (change-vl-wireinfo x 
                        [:usedp <usedp>] 
                        [:setp <setp>]) 
    

    This is a sometimes useful alternative to make-vl-wireinfo. It constructs a new vl-wireinfo-p structure that is a copy of x, except that you can explicitly change some particular fields. Any fields you don't mention just keep their values from x.

    Definition

    This is an ordinary change- macro introduced by defaggregate.

    Macro: change-vl-wireinfo

    (defmacro change-vl-wireinfo (x &rest args)
      (std::change-aggregate 'vl-wireinfo
                             x args
                             '((:usedp . vl-wireinfo->usedp)
                               (:setp . vl-wireinfo->setp))
                             'change-vl-wireinfo
                             'nil))