• Top
    • Documentation
    • Books
    • Boolean-reasoning
    • Projects
    • Debugging
    • Std
    • Proof-automation
    • Macro-libraries
    • ACL2
    • Interfacing-tools
    • Hardware-verification
      • Gl
      • Esim
      • Vl2014
      • Sv
        • Svex-stvs
          • Svtv-data
          • Defsvtv$
          • Svtv-run
          • Defsvtv-phasewise
          • Svtv
          • Svtv-spec
          • Defsvtv
          • Process.lisp
          • Svtv-doc
          • Svtv-chase$
          • Svtv-versus-stv
          • Svtv-debug-fsm
          • Structure.lisp
          • Svtv-debug
            • Vcd.lisp
              • Elab-mod->vcd-wires
              • Vcd-scope
              • Vcd-wire
                • Vcd-wire-fix
                • Vcd-wire-equiv
                • Make-vcd-wire
                  • Change-vcd-wire
                  • Vcd-wire->name
                  • Vcd-wire->msb
                  • Vcd-wire->lsb
                  • Vcd-wire->code
                  • Vcd-wire-p
                • Vcd-print-4vec-aux
                • Vcd-dump-delta
                • Vcd-wirelist-add-to-wiremap
                • Vcd-print-header
                • Vcd-dump-first-snapshot-aux
                • Vcd-dump-delta-aux
                • Vcd-wiremap
                • 4vecarr
                • Vcd-print-wiredecls
                • Vcd-4vec-bitstr
                • Vcd-index->codechars
                • Vcd-wire->width
                • Vcd-index->codestr
                • Vcd-dump-first-snapshot
                • Vcd-wirelist
              • Debug.lisp
            • Def-pipeline-thm
            • Expand.lisp
            • Def-cycle-thm
            • Svtv-utilities
            • Svtv-debug$
            • Defsvtv$-phasewise
          • Svex-decomposition-methodology
          • Sv-versus-esim
          • Svex-decomp
          • Svex-compose-dfs
          • Svex-compilation
          • Moddb
          • Svmods
          • Svstmt
          • Sv-tutorial
          • Expressions
          • Symbolic-test-vector
          • Vl-to-svex
        • Fgl
        • Vwsim
        • Vl
        • X86isa
        • Svl
        • Rtl
      • Software-verification
      • Math
      • Testing-utilities
    • Vcd-wire

    Make-vcd-wire

    Basic constructor macro for vcd-wire structures.

    Syntax
    (make-vcd-wire [:name <name>] 
                   [:msb <msb>] 
                   [:lsb <lsb>] 
                   [:code <code>]) 
    

    This is the usual way to construct vcd-wire structures. It simply conses together a structure with the specified fields.

    This macro generates a new vcd-wire structure from scratch. See also change-vcd-wire, which can "change" an existing structure, instead.

    Definition

    This is an ordinary make- macro introduced by defprod.

    Macro: make-vcd-wire

    (defmacro make-vcd-wire (&rest args)
      (std::make-aggregate 'vcd-wire
                           args '((:name) (:msb) (:lsb) (:code))
                           'make-vcd-wire
                           nil))

    Function: vcd-wire

    (defun vcd-wire (name msb lsb code)
      (declare (xargs :guard (and (stringp name)
                                  (integerp msb)
                                  (integerp lsb)
                                  (stringp code))))
      (declare (xargs :guard t))
      (let ((__function__ 'vcd-wire))
        (declare (ignorable __function__))
        (b* ((name (mbe :logic (str-fix name) :exec name))
             (msb (mbe :logic (ifix msb) :exec msb))
             (lsb (mbe :logic (ifix lsb) :exec lsb))
             (code (mbe :logic (str-fix code) :exec code)))
          (list (cons 'name name)
                (cons 'msb msb)
                (cons 'lsb lsb)
                (cons 'code code)))))