• Top
  • Documentation
  • Books
  • Boolean-reasoning
  • Projects
  • Debugging
  • Std
  • Proof-automation
  • Macro-libraries
  • ACL2
  • Interfacing-tools
  • Hardware-verification
    • Gl
    • Esim
    • Vl2014
      • Warnings
      • Primitives
      • Use-set
      • Syntax
      • Getting-started
      • Utilities
      • Loader
      • Transforms
        • Expression-sizing
        • Occform
        • Oprewrite
        • Expand-functions
        • Delayredux
        • Unparameterization
        • Caseelim
        • Split
        • Selresolve
        • Weirdint-elim
        • Vl-delta
        • Replicate-insts
        • Rangeresolve
        • Propagate
        • Clean-selects
        • Clean-params
        • Blankargs
        • Inline-mods
        • Expr-simp
        • Trunc
        • Always-top
          • Edgesynth
            • Vl-edgesynth-stmt-p
            • Vl-edgetable-p
            • Vl-always-edgesynth
            • Vl-edgesynth-merge-data-ifs
            • Vl-assignstmtlist->controls
            • Vl-assignstmtlist->lhses
            • Vl-assignstmtlist->rhses
            • Vl-edgesynth-flatten-data-ifs
            • Vl-edgesynth-pattern-match
            • Nedgeflop
            • Vl-edgesynth-make-data-inputs
            • Vl-edgesynth-make-clock-inputs
            • Vl-edgesynth-stmt-clklift
            • Vl-edgesynth-blockelim
            • Vl-alwayslist-edgesynth
            • Vl-edgesynth-create
            • Vl-edgesynth-classify-iftest
            • Vl-module-edgesynth
            • Vl-edgesynth-normalize-ifs
            • Vl-edgesynth-delays-okp
            • Vl-edgesynth-stmt-assigns
            • Vl-make-edgetable
            • Vl-edgesynth-sort-edges
            • Vl-modulelist-edgesynth
            • Vl-modulelist-edgesynth-aux
            • Vl-assignstmtlist-p
            • Vl-edgesynth-edgelist-p
            • Vl-assigncontrols-p
            • Vl-edgesynth-stmt-conditions
            • Vl-edgesynth-edge-p
              • Vl-edgesynth-edge->expr
              • Vl-edgesynth-edge->posedgep
              • Vl-edgesynth-edge->name
            • Vl-design-edgesynth
            • Vl-edgesynth-get-delay
            • Vl-edgesynth-iftype-p
            • Edge-tables
          • Stmtrewrite
          • Cblock
          • Vl-always-convert-regports
          • Vl-always-convert-regs
          • Stmttemps
          • Edgesplit
          • Vl-always-check-reg
          • Vl-convert-regs
          • Latchsynth
          • Vl-always-check-regs
          • Vl-match-always-at-some-edges
          • Unelse
          • Vl-always-convert-reg
          • Vl-design-always-backend
          • Vl-stmt-guts
          • Vl-always-convert-regport
          • Vl-always-scary-regs
          • Eliminitial
          • Ifmerge
          • Vl-edge-control-p
          • Elimalways
        • Gatesplit
        • Gate-elim
        • Expression-optimization
        • Elim-supplies
        • Wildelim
        • Drop-blankports
        • Clean-warnings
        • Addinstnames
        • Custom-transform-hooks
        • Annotate
        • Latchcode
        • Elim-unused-vars
        • Problem-modules
      • Lint
      • Mlib
      • Server
      • Kit
      • Printer
      • Esim-vl
      • Well-formedness
    • Sv
    • Vwsim
    • Fgl
    • Vl
    • X86isa
    • Svl
    • Rtl
  • Software-verification
  • Math
  • Testing-utilities

• Edgesynth

Vl-edgesynth-edge-p

Signature

(vl-edgesynth-edge-p x) → *

Definitions and Theorems

Function: vl-edgesynth-edge-p

(defun vl-edgesynth-edge-p (x)
  (declare (xargs :guard t))
  (let ((__function__ 'vl-edgesynth-edge-p))
    (declare (ignorable __function__))
    (and (vl-evatom-p x)
         (b* (((vl-evatom x) x))
           (and (or (eq x.type :vl-posedge)
                    (eq x.type :vl-negedge))
                (vl-idexpr-p x.expr)
                (vl-expr->finaltype x.expr)
                (equal (vl-expr->finalwidth x.expr)
                       1))))))

Subtopics

Vl-edgesynth-edge->expr

Vl-edgesynth-edge->posedgep

Vl-edgesynth-edge->name