• Top
    • Documentation
    • Books
    • Boolean-reasoning
    • Projects
    • Debugging
    • Std
    • Community
    • Proof-automation
    • ACL2
    • Macro-libraries
    • Interfacing-tools
    • Hardware-verification
      • Gl
      • Esim
      • Vl2014
      • Sv
      • Fgl
      • Vwsim
      • Vl
        • Syntax
        • Loader
          • Preprocessor
          • Vl-loadconfig
          • Vl-loadstate
          • Lexer
          • Parser
            • Parse-expressions
            • Parse-udps
            • Parse-statements
            • Parse-property
            • Vl-genelements
            • Parse-paramdecls
            • Parse-blockitems
            • Parse-utils
            • Parse-insts
            • Parse-functions
            • Parse-assignments
            • Parse-clocking
            • Parse-strengths
            • Vl-parse-genvar-declaration
            • Vl-parse
            • Parse-netdecls
            • Parse-asserts
            • Vl-maybe-parse-lifetime
            • Parse-dpi-import-export
            • Parse-ports
              • Parse-port-types
              • Creating-portdecls/vardecls
                • Vl-make-ports-and-maybe-nets
                • Vl-parsed-port-identifier-p
                  • Vl-parsed-port-identifier
                  • Make-vl-parsed-port-identifier
                  • Change-vl-parsed-port-identifier
                    • Make-honsed-vl-parsed-port-identifier
                    • Honsed-vl-parsed-port-identifier
                    • Vl-parsed-port-identifier->udims
                    • Vl-parsed-port-identifier->name
                  • Vl-build-netdecls-for-ports
                  • Vl-build-portdecls
                  • Vl-parsed-port-identifier-list-from-idtokenlist
                  • Vl-parsed-port-identifier-list-p
                • Verilog-2005-ports
                • Sv-non-ansi-portdecls
                • Vl-parse-ansi-port-declaration-2005
                • Vl-parse-1+-port-declarations-separated-by-commas-2005
                • Vl-parse-ansi-port-declaration
                • Vl-parse-1+-ansi-port-declarations
                • Verilog-2005-portdecls
              • Parse-timeunits
              • Seq
              • Parse-packages
              • Parse-eventctrl
            • Vl-load-merge-descriptions
            • Vl-find-basename/extension
            • Vl-load-file
            • Vl-loadresult
            • Scope-of-defines
            • Vl-find-file
            • Vl-flush-out-descriptions
            • Vl-description
            • Vl-read-file
            • Vl-includeskips-report-gather
            • Vl-load-main
            • Extended-characters
            • Vl-load
            • Vl-load-description
            • Vl-descriptions-left-to-load
            • Inject-warnings
            • Vl-preprocess-debug
            • Vl-write-preprocessor-debug-file
            • Vl-read-file-report-gather
            • Vl-load-descriptions
            • Vl-load-files
            • Translate-off
            • Vl-load-read-file-hook
            • Vl-read-file-report
            • Vl-loadstate-pad
            • Vl-load-summary
            • Vl-collect-modules-from-descriptions
            • Vl-loadstate->warnings
            • Vl-iskips-report
            • Vl-descriptionlist
          • Warnings
          • Getting-started
          • Utilities
          • Printer
          • Kit
          • Mlib
          • Transforms
        • X86isa
        • Svl
        • Rtl
      • Software-verification
      • Math
      • Testing-utilities
    • Vl-parsed-port-identifier-p

    Change-vl-parsed-port-identifier

    A copying macro that lets you create new vl-parsed-port-identifier-p structures, based on existing structures.

    Syntax:

    (change-vl-parsed-port-identifier x 
                                      [:name <name>] 
                                      [:udims <udims>]) 
    

    This is a sometimes useful alternative to make-vl-parsed-port-identifier. It constructs a new vl-parsed-port-identifier-p structure that is a copy of x, except that you can explicitly change some particular fields. Any fields you don't mention just keep their values from x.

    Definition

    This is an ordinary change- macro introduced by defaggregate.

    Macro: change-vl-parsed-port-identifier

    (defmacro change-vl-parsed-port-identifier (x &rest args)
      (std::change-aggregate
           'vl-parsed-port-identifier
           x args
           '((:name . vl-parsed-port-identifier->name)
             (:udims . vl-parsed-port-identifier->udims))
           'change-vl-parsed-port-identifier
           'remake-vl-parsed-port-identifier))