Weak Memory Models: A Tutorial

Jade Alglave


University College London

February 3rd, 2014

A comfortable model for concurrent programming would be Sequential Consistency (SC), as defined by Leslie Lamport in 1979:


The result of any execution is the same as if the operations of all the processors were executed in some sequential order, and the operations of each individual processor appear in this sequence in the order specified by its program.

Consider the following example, where initially x = y = 0:




| (a)(b)(c)(d) | $r1=0\wedger2=1$ |
|--------------------------------|------------------|
| (c)(d)(a)(b) | $r1=1\wedger2=0$ |
| (a)(c)(b)(d) | |
| $(a)(c)(b)(d) \\ (a)(c)(d)(b)$ | $r1=1\wedger2=1$ |
| (c)(a)(b)(d) | |
| (c)(a)(d)(b) | |

Consider the following example, where initially x = y = 0:




| (a)(b)(c)(d) | $r1=0\wedger2=1$ |
|--------------------------------|------------------|
| (c)(d)(a)(b) | $r1=1\wedger2=0$ |
| (a)(c)(b)(d) | |
| $(a)(c)(b)(d) \\ (a)(c)(d)(b)$ | $r1=1\wedger2=1$ |
| (c)(a)(b)(d) | |
| (c)(a)(d)(b) | |

Consider the following example, where initially x = y = 0:




| (a)(b)(c)(d) | $r1 = 0 \land r2 = 1$ |
|--------------|-----------------------|
| (c)(d)(a)(b) | $r1=1\wedger2=0$ |
| (a)(c)(b)(d) | |
| (a)(c)(d)(b) | $r1=1\wedger2=1$ |
| (c)(a)(b)(d) | |
| (c)(a)(d)(b) | |

Consider the following example, where initially x = y = 0:



| (a)(b)(c)(d) | $r1=0\wedger2=1$ |
|--------------------------------|------------------|
| (c)(d)(a)(b) | $r1=1\wedger2=0$ |
| (a)(c)(b)(d) | |
| $(a)(c)(b)(d) \\ (a)(c)(d)(b)$ | $r1=1\wedger2=1$ |
| (c)(a)(b)(d) | |
| (c)(a)(d)(b) | |

Consider the following example, where initially x = y = 0:



| (a)(b)(c)(d) | $r1=0\wedger2=1$ |
|--------------|------------------|
| (c)(d)(a)(b) | $r1=1\wedger2=0$ |
| (a)(c)(b)(d) | |
| (a)(c)(d)(b) | $r1=1\wedger2=1$ |
| (c)(a)(b)(d) | |
| (c)(a)(d)(b) | |

Experiment

On an Intel Core 2 Duo:

{x=0; y=0;}

PO | P1 ; MOV [y],\$1 | MOV [x],\$1 ; MOV EAX,[x] | MOV EAX,[y] ;

exists (0:EAX=0 / $\ 1:EAX=0$)

Certain instructions appear to be reordered w.r.t. the program order.

Let us check that on my machine.

For performance reasons, modern architectures provide several features that are weakenings of SC:

For some applications, achieving sequential consistency may not be worth the price of slowing down the processors. In this case, one must be aware that conventional methods for designing multiprocess algorithms cannot be relied upon to produce correctly executing programs.

How can we make sure that we write correct programs?

- We need to understand precisely what memory models guarantee to write correct concurrent programs.
- This problem spreads to high level languages and is potentially much worse, due to compiler optimisations.

Surely there are specs?

Documentation is (at least) ambiguous, since written in natural language.

"all that horrible horribly incomprehensible and confusing [...] text that no-one can parse or reason with — not even the people who wrote it" Anonymous Processor Architect, 2011

Describing executions


Memory models roughly fall into two classes:

- Operational
- Axiomatic

Building an execution

| rlns | |
|-------------------------------|--|
| P_0 | P_1 |
| $(a) \mathbf{x} \leftarrow 2$ | $egin{array}{c} (b)\mathrm{x} \leftarrow 1 \ (c)\mathrm{r1} \leftarrow \mathrm{x} \end{array}$ |
| | (c) r1 \leftarrow x |
| Allowed: 1:r1=1; x=2; | |

Building an execution : Events $\mathbb E$ and program order po




We write $E \triangleq (\mathbb{E}, po)$ for such a structure.

Jade Alglave

WMM Tutorial


February 3rd, 2014 10 / 33

Building an execution : Coherence co



The coherence co orders totally all the write events to the same memory location.


Building an execution : Read-from rf



a:W[x]=2 b:W[x]=1 rf po c:R[x]=1

The read-from map rf links a write and any read that reads from it.

Building an execution : From-read map fr




We derive the from-read map fr from co and rf.

Jade Alglave

WMM Tutorial

Building an execution : Execution witness $X \triangleq (co, rf)$



We define an execution witness as $X \triangleq (co, rf)$.

Describing architectures

Four axioms

- Uniproc
- No thin air
- Causality
- Propagation


All the models I have studied preserve SC per location.

a: W[x]=1 co po b: W[x]=2


All the models I have studied preserve SC per location.

a: R[x]=1 rf po b: W[x]=1


All the models I have studied preserve SC per location.



All the models I have studied preserve SC per location.



All the models I have studied preserve SC per location.




All the models I have studied preserve SC per location.

This ensures that non-relational analyses are sound on weak memory.


No thin air

All the models I have studied define a *happens-before* relation:



No thin air

All the models I have studied define a *happens-before* relation:



which should be acyclic

This happens-before relation determines which message passing idioms work as intended:




Causality (wrc)

This happens-before relation determines which write-to-read causality idioms work as intended:

a:
$$Wx = 1$$
 b: $Rx = 1$ d: $Ry = 1$
po
c: $Wy = 1$ fe: $Rx = 0$

Fences constrain the order in which writes to different locations propagate:



Propagation (w+rw+2w)

Fences constrain the order in which writes to different locations propagate:

a:
$$Wx=2$$
 b: $Rx=2$ d: $Wy=2$
po
c: $Wy=1$ c: $Wx=1$

A real-world excerpt

PostgreSQL developers' discussions

| • Yes, WatLatch is vulnerable to weak-memory-ordering bugs - Iceweasel | |
|--|--|
| Eile Edit ⊻iew History Bookmar | |
| 🔶 🌳 🔺 💐 🔕 🔓 🖤 h | ttp://www.postgresql.org/message-id/24241.1312739269@sss.pgh.pa.us 🦣 🖓 💌 🔞 💌 Google 🔍 |
| | |
| 🌱 Yes, WaitLatch is vulnerable 🦹 | 📲 Re: Latches with weak mem 🐹 🛉 |
| Yes, WaitLat | tch is vulnerable to weak-memory-ordering bugs |
| From: | Tom Lane <tgl(at)sss(dot)pgh(dot)pa(dot)us></tgl(at)sss(dot)pgh(dot)pa(dot)us> |
| To: | pgsql-hackers(at)postgreSQL(dot)org |
| Subject: | Yes, WaitLatch is vulnerable to weak-memory-ordering bugs |
| Date: | 2011-08-07 17:47:49 |
| Message-ID: | <u>24241.1312739269@sss.pgh.pa.us</u> (view <u>raw</u> or <u>flat</u>) |
| s Thread: | 2011-08-07 17:47:49 from Tom Lane <tgl(at)sss(dot)pgh(dot)pa(dot)us></tgl(at)sss(dot)pgh(dot)pa(dot)us> |
| Lists: pgsql-hackers | |
| to be able a few minute 8-core PPC m and at some | \$SUBJECT from the beginning, and <u>I've now put in enough</u> work to prove it. The attached test program reliably fails within so of being started, when run with 8 worker processes on an machine) It's a pretty simple "token passing ring" protocol, point one of the processes sees its latch set without seeing t, so it goes back to sleep and the token stops getting passed. |
| Done | |

Synchronisation in PostgreSQL

```
void worker(int i)
    { while(! latch [ i ]);
2
      for (::)
3
      { assert (! latch [i] || flag [i]);
4
        latch[i] = 0;
5
         if (flag [i])
6
        \{ flag[i] = 0; \}
7
           flag [(i+1)%WORKERS] = 1;
8
           latch [(i+1)%WORKERS] = 1;
9
10
        while(!latch[i]);
11
12
13
```

Each element of the array latch is a shared boolean variable dedicated to interprocess communication. A process waits to have its latch set then should have work to do, namely passing around a token *via* the array flag (line 8). Once the process is done, it


sets the latch of the process the token was passed to (line 9).

Synchronisation in PostgreSQL

```
void worker(int i)
                                          Starvation seemingly cannot
    { while(!latch[i]);
2
                                          occur: when a process is
      for (;;)
3
                                          woken up, it has work to do.
      { assert (! latch [i] || flag [i]);
4
        latch[i] = 0;
                                          Yet, the developers observed
5
        if (flag [i])
6
                                          that the wait in line 11
        \{ flag[i] = 0; \}
7
                                          would time out,
          flag [(i+1)%WORKERS] = 1;
8
                                           i.e. starvation of the ring of
          latch [(i+1)%WORKERS] = 1;
9
                                           processes.
10
                                          The processor can delay the
        while(!latch[i]);
11
                                          write in line 8 until after the
12
13
                                          latch had been set in line 9.
```

Message passing idiom in PostgreSQL

This corresponds to the message passing idiom



Message passing idiom in PostgreSQL

This corresponds to the message passing idiom which requires synchronisation to behave as on SC

| pgsql (mp) | | | |
|---------------------------|------------------|--------------------------------|--|
| Worker 0 | Worker 1 | | |
| (8) f [1]=1; | (2)while(!1[1]); | a: Wf[1]=1 rf^{r} c: Rl[1]=1 | |
| lwsync | dependency | po po | |
| (9)1[1]=1; | (6)if(f[1]) | b: $WI[1]=1$ d: $Rf[1]=0$ | |
| Forbidden: 1[1]=1; f[1]=0 | | | |

Verification


We propose two ways of verifying concurrent software running on weak memory:

- we instrument the program to embed the weak memory semantics inside it, then feed the transformed program to an SC verification tool;
- we explicitly build partial order models representing the possible executions of the program on weak memory.

Independent Reads of Independent Writes

| iriw | | | | | | |
|-------------------------|-------------------------|-------------------------------|------------------------|--|--|--|
| P ₀ | P_1 | P ₂ | P ₃ | | | |
| (a) r1 \leftarrow x | (c) r3 \leftarrow y | $(e) \mathbf{x} \leftarrow 1$ | (f) y \leftarrow 2 | | | |
| (b) r2 \leftarrow y | (d) r4 \leftarrow x | | | | | |
| x1-1: x2-0: x2-2: x4-0: | | | | | | |

r1=1; r2=0; r3=2; r4=0;



$\quad \text{iriw on SC} \quad$

| iriw | | | | | | |
|---------------------------|-------------------------|-------------------------------|------------------------|--|--|--|
| P ₀ | P_1 | P ₂ | P ₃ | | | |
| (a) r1 \leftarrow x | (c) r3 \leftarrow y | $(e) \mathbf{x} \leftarrow 1$ | (f) y \leftarrow 2 | | | |
| (b) r2 \leftarrow y | (d) r4 \leftarrow x | | | | | |
| r1=1 $r2=0$ $r3=2$ $r4=0$ | | | | | | |

 $\begin{array}{c|c} rf & rf \\ (a) Rx1 & (c) Ry1 & (e) Wx1 & (f) Wy1 \\ po & po & fr \\ (b) Ry0 & (d) Rx0 & fr \end{array}$

WMM Tutorial

iriw on Power

| Iriw | | | | | |
|-------------------------|-------------------------|-------------------------------|------------------------|--|--|
| P_0 | <i>P</i> ₁ | P ₂ | P ₃ | | |
| (a) r1 \leftarrow x | (c) r3 \leftarrow y | $(e) \mathbf{x} \leftarrow 1$ | (f) y \leftarrow 2 | | |
| (b) r2 \leftarrow y | (d) r4 \leftarrow x | | | | |
| r1=1; r2=0; r3=2; r4=0; | | | | | |

.


 $(a) \operatorname{Rx1}^{rf} (c) \operatorname{Ry1}^{rf} (e) \operatorname{Wx1}^{(f)} \operatorname{Wy1}^{(f)} \operatorname{Wy1}$

WMM Tutorial

Validity of an execution

- An execution is valid on an architecture if it does not show certain cycles.
- So we assign a clock to each event
- ▶ Then see if we can order these clocks w.r.t. less-than over \mathbb{N}

On iriw




$$\begin{array}{ll} (\text{po } P_0) \ c_{ab} & (\text{po } P_1) \ c_{cd} \\ (\text{rf } x) \ s_{ea} \wedge s_{i_0d} & (\text{rf } y) \ s_{fc} \wedge s_{i_1b} \\ (\text{ws } x) \ c_{i_0e} & (\text{ws } y) \ c_{i_1f} \\ (\text{fr } x) \ (s_{i_0d} \wedge c_{i_0e}) \Rightarrow c_{de} & (\text{fr } y) \ (s_{i_1b} \wedge c_{i_1f}) \Rightarrow c_{bf} \\ (\text{grf } x) \ (s_{ea} \Rightarrow c_{ea}) & (\text{grf } y) \ (s_{fc} \Rightarrow c_{fc}) \end{array}$$

$$(1)$$

Jade Alglave

WMM Tutorial

$\quad \text{iriw on SC} \quad$




$$\begin{array}{ll} (\text{po } P_0) \ c_{ab} & (\text{po } P_1) \ c_{cd} \\ (\text{rf } x) \ s_{ea} \wedge s_{i_0d} & (\text{rf } y) \ s_{fc} \wedge s_{i_1b} \\ (\text{ws } x) \ c_{i_0e} & (\text{ws } y) \ c_{i_1f} \\ (\text{fr } x) \ (s_{i_0d} \wedge c_{i_0e}) \Rightarrow c_{de} & (\text{fr } y) \ (s_{i_1b} \wedge c_{i_1f}) \Rightarrow c_{bf} \\ (\text{grf } x) \ (s_{ea} \Rightarrow c_{ea}) & (\text{grf } y) \ (s_{fc} \Rightarrow c_{fc}) \end{array}$$

$$(2)$$

Jade Alglave

iriw on Power



$$\begin{array}{ll} (\text{po } P_0) \quad c_{ab} & (\text{po } P_1) \quad c_{cd} \\ (\text{rf } x) \quad s_{ea} \wedge s_{i_0d} & (\text{rf } y) \quad s_{fc} \wedge s_{i_1b} \\ (\text{ws } x) \quad c_{i_0e} & (\text{ws } y) \quad c_{i_1f} \\ (\text{fr } x) \quad (s_{i_0d} \wedge c_{i_0e}) \Rightarrow c_{de} & (\text{fr } y) \quad (s_{i_1b} \wedge c_{i_1f}) \Rightarrow c_{bf} \\ (\text{grf } x) \quad (s_{ea} \Rightarrow c_{ea}) & (\text{grf } y) \quad (s_{fc} \Rightarrow c_{fc}) \end{array}$$

$$(3)$$

Jade Alglave

Testing hardware, simulating models: http://diy.inria.fr

Verifying software:

www.cprover.org/wmm

Thanks!