

# A Review of the Self-Timed Circuit Verification Framework

**Cuong Chau**

*ckcuong@cs.utexas.edu*

Department of Computer Science  
The University of Texas at Austin


ACL2 Seminar Talk

November 30, 2018

- 1 Verification Flow
- 2 Self-Timed Circuits with Deterministic Outputs
- 3 Self-Timed Circuits with Non-Deterministic Outputs
- 4 Conclusion

- 1 Verification Flow
- 2 Self-Timed Circuits with Deterministic Outputs
- 3 Self-Timed Circuits with Non-Deterministic Outputs
- 4 Conclusion

# Verification Flow



# Value and State Lemmas

**Value lemma:** characterize the module's outputs

$$se(\text{module-name}, \text{inputs}, st, \text{netlist}) = \text{outputs}(\text{inputs}, st)$$

**State lemma:** characterize the module's next state

$$de(\text{module-name}, \text{inputs}, st, \text{netlist}) = \text{step}(\text{inputs}, st)$$

Functions *outputs* and *step* are **hierarchically** defined as **symbolic, four-valued expressions** that specify the module's outputs and next state, respectively.

# Multi-Step State Lemma

Characterize the module's final state after an  $n$ -step execution.

$$de\text{-}n(\text{module-name}, \text{inputs-seq}, st, \text{netlist}, n) = \text{run}(\text{inputs-seq}, st, n)$$

# Multi-Step State Lemma

Characterize the module's final state after an  $n$ -step execution.

$de\text{-}n(\text{module-name}, \text{inputs-seq}, \text{st}, \text{netlist}, n) = \text{run}(\text{inputs-seq}, \text{st}, n)$

$\text{run}(\text{inputs-seq}, \text{st}, n) :=$

**if** ( $n \leq 0$ )  $\text{st}$

**else**

$\text{run}(\text{rest}(\text{inputs-seq}),$   
 $\text{step}(\text{first}(\text{inputs-seq}), \text{st}),$   
 $n - 1)$

# Single-Step-Update Property

Specify the input-output relationship after **one execution step**.

Introduce an **extraction function** for each self-timed module,  $extract(st)$ , that returns a sequence of values computed from **valid data residing in state**  $st$ .

Applying  $extract$  to  $step$  will compute the **one-step update** on the output sequence given the current inputs and current state. Note that  $extract$  and  $step$  are defined **hierarchically**.



# Single-Step-Update Property

Specify the input-output relationship after **one execution step**.

Introduce an **extraction function** for each self-timed module,  $extract(st)$ , that returns a sequence of values computed from **valid data residing in state  $st$** .

Applying  $extract$  to  $step$  will compute the **one-step update** on the output sequence given the current inputs and current state. Note that  $extract$  and  $step$  are defined **hierarchically**.

**Single-step-update property:**

$$extract(step(inputs, st)) = extracted-step(inputs, st)$$

where  $extracted-step$  is the specification for the one-step update on the output sequence.

# Single-Step-Update Property

**Example:** Let *in-act* and *out-act* denote the **communication signals** at the input and output ports respectively (Assume that the corresponding module has one input and one output ports).

$$\text{extracted-step}(\text{inputs}, st) := \begin{cases} \text{extract}(st), & \text{if } in\text{-act} = nil \wedge out\text{-act} = nil \\ [op(\text{inputs.data})] ++ \text{extract}(st), & \text{if } in\text{-act} = t \wedge out\text{-act} = nil \\ \text{remove-last}(\text{extract}(st)), & \text{if } in\text{-act} = nil \wedge out\text{-act} = t \\ [op(\text{inputs.data})] ++ \text{remove-last}(\text{extract}(st)), & \text{otherwise} \end{cases}$$

where

- $++$  is the concatenation operator;
- *remove-last*(*l*) returns list *l* except for its last element; and
- *op* is the **functional specification** for the module.

# Multi-Step Input-Output Relationship

We verify the **functional correctness** of self-timed circuits in terms of the relationship between their input and output sequences.

Our formalization considers a general case where:

- the initial state may contain some valid data; and
- there can be some valid data remaining in the final state.

**Example:**

$$\mathit{extract}(\mathit{run}(\mathit{inputs}\text{-}\mathit{seq}, \mathit{st}, n)) \ ++ \ \mathit{out}\text{-}\mathit{seq} = \\ \mathit{op}\text{-}\mathit{map}(\mathit{in}\text{-}\mathit{seq}) \ ++ \ \mathit{extract}(\mathit{st})$$

# Multi-Step Input-Output Relationship

We verify the **functional correctness** of self-timed circuits in terms of the relationship between their input and output sequences.

Our formalization considers a general case where:

- the initial state may contain some valid data; and
- there can be some valid data remaining in the final state.


**Example:**

$$\text{extract}(\text{run}(\text{inputs-seq}, \text{st}, n)) \text{ ++ } \text{out-seq} = \\ \text{op-map}(\text{in-seq}) \text{ ++ } \text{extract}(\text{st})$$

The **functional correctness theorem** is a direct corollary of the **multi-step input-output relationship** that is stated in terms of the *de-n* function, while that relationship is formalized in terms of the *run* function.

- 1 Verification Flow
- 2 Self-Timed Circuits with Deterministic Outputs
- 3 Self-Timed Circuits with Non-Deterministic Outputs
- 4 Conclusion

# A FIFO Queue of Two Links



- 1 Verification Flow
- 2 Self-Timed Circuits with Deterministic Outputs
- 3 Self-Timed Circuits with Non-Deterministic Outputs**
- 4 Conclusion

# Arbitrated Merge

**Arbitrated merge** is a well-known self-timed circuit model that provides **mutually exclusive access** to a shared resource.

Produce **non-deterministic output sequences** due to arbitrary arrival times of requests.

We formalize an arbitrated merge joint that provides mutually exclusive access to its output link from its two input links on a **first-come-first-served** basis<sup>1</sup>.


---

<sup>1</sup>M. Roncken et al. “How to Think about Self-Timed Systems”. In: *Proc of the Fifty First IEEE Asilomar Conference on Signals, Systems, and Computers (Asilomar-2017)*. 2017, pp. 1597–1604.




# Circuits Performing Arbitrated Merges


interl




interl-gcd




comp-interl



# Verification Flow



# Verification Flow



# Arbitrated Merge Verification

Define **two extraction functions** for each arbitrated merge, one for each input stream.


**Single-step-update properties:**

$$\mathit{extract}_0(\mathit{step}(\mathit{inputs}, st)) = \mathit{extracted}_0\text{-step}(\mathit{inputs}, st)$$

$$\mathit{extract}_1(\mathit{step}(\mathit{inputs}, st)) = \mathit{extracted}_1\text{-step}(\mathit{inputs}, st)$$

# Arbitrated Merge Verification

The multi-step input-output relationship is established using the **membership relation** ( $\in$ ) and the **interleaving operation** ( $\otimes$ ).



$interl\$extract_0$  and  $interl\$extract_1$  extract valid data from two complex links  $Q'_{20a}$  and  $Q'_{20b}$ , respectively.

let  $st_f := interl\$run(inputs-seq, st, n)$ ,

$\forall x \in (interl\$extract_0(st_f) \otimes interl\$extract_1(st_f))$ .

$$(x ++ out-seq) \in \left( (in_0-seq ++ interl\$extract_0(st)) \otimes (in_1-seq ++ interl\$extract_1(st)) \right)$$

- 1 Verification Flow
- 2 Self-Timed Circuits with Deterministic Outputs
- 3 Self-Timed Circuits with Non-Deterministic Outputs
- 4 Conclusion**

Reviewed our ACL2 verification framework for self-timed circuit designs.

Illustrated the framework through two examples.

- a self-timed circuit with **deterministic** outputs: a FIFO queue of two links; and
- a self-timed circuit with **non-deterministic** outputs: a circuit performing arbitrated merges.

Questions?