


# INTEL® ADVISOR Jackson Marusarz – Intel®

# Agenda


- Motivation
- Threading Advisor
  - Threading Advisor Workflow
  - Advisor Interface
  - Survey Report
  - Annotations
  - Suitability Analysis
  - Dependencies Analysis
- Vectorization Advisor & Roofline
  - Vectorization Advisor recap
  - Roofline
  - Memory Access Patterns Analysis
  - Dependencies Analysis
- Summary

					FLODG	155					5	T : C			
+	- Function Call Sites and Loops		Self Time 🔻	Type	FLOPS		Why No		rized Loop			Trip Coun	1	Instruction Set	-
+					GFLOPS	AI	Vectorization?	Vect	Efficienc	y Gain E	VL	. Average	Call Coun	t Traits	
N	🗂 [loop in main at	roofline.cpp:221]	13.562s 📩	Scalar	3.917	0.179	novector directive					664	1000000		
N	🗂 [loop in main at	roofline.cpp:138]	7.563s 🗖	Scalar	1.7561	0.045	novector directive					664	1000000		
	😃 [loop in main at	roofline.cpp:2	7.328s 🗆	Vectorized (Body)	7.2491	0.134		AVX2	<mark>3</mark> 1%	1.22x	4	166	1000000	FMA; Inserts;	
	🗂 [loop in main at	roofline.cpp:260]	2.656s	Vectorized (Body)	19.999 🗖	0.179		AVX2	100%	5.09x	4	166	10000000	FMA	
	🗂 [loop in main at	roofline.cpp:151]	1.828s 🛙	Vectorized (Body)	7.2640	0.045		AVX	100%	4.80x	4	166	10000000		
	🗂 [loop in main at	roofline.cpp:273]	1.813s	Vectorized (Body)	29.306 🔲	0.179		AVX2	100%	4.73x	4	166	10000000	FMA	
	🗂 [loop in main at	roofline.cpp:199]	1.781s	Vectorized (Body)	14.913	0.089		AVX2	100%	5.14x	4	166	10000000	FMA	
		••••	•							_				)	ŀ
ource	Top Down Co	ode Analytics A	ssembly 💡 F	Recommendations	Why No	Vectori	zation?								
ne				Source					1	Total Time	%	Loop/F	%	Traits	Ĩ
7 🗆	for (in	nt i = 0; i <	ARRAY_SIZE	_1; i++)						0.406s		7.328s			ľ
	[loop in ma	in at rooflin	ne.cpp:247]												
	Vectorize	d AVX; FMA lo	op processe	s Float32; Floa	t64 data	type	(s) and includes F	MA; I	inserts						
	Loop was	unrolled by 2													
8	{														
9	Aos	31 x[i] = AoS:	L Y[i].a +	AoS1 Y[i].a + A	oS1 Y[i].	b + A	los1 Y[i].b + Aos1	Y[i]	.b;	6.922s			FMA	; Inserts; Unpack	5
											-			, meeting, onpuere	1



#### **Optimization Notice**

### The "Free Lunch" is over, really Processor clock rate growth halted around 2005




Software must be parallelized to realize all the potential performance

#### Optimization Notice



# Moore's Law Is Going Strong

### Hardware performance continues to grow exponentially




"We think we can continue Moore's Law for at least another 10 years."

> Intel Senior Fellow Mark Bohr 2015

#### **Optimization Notice**



### Changing Hardware Impacts Software More Cores → More Threads → Wider Vectors



### High performance software must be both

- Parallel (multi-thread, multi-process)
- Vectorized


\*Product specification for launched and shipped products available on ark.intel.com.

#### **Optimization Notice**



# **Vectorize & Thread or Performance Dies**

Threaded + Vectorized can be much faster than either one alone




Benchmark results were obtained prior to implementation of recent software patches and firmware updates intended to address exploits referred to as "Spectre" and "Meltdown". Implementation of these updates may make these results inapplicable to your device or system. For more complete information about performance and benchmark results, visit <u>www.intel.com/benchmarks</u> <u>See Vectorize & Thread or Performance Dies Configurations for 2010-2016 Benchmarks</u> in Backup. Benchmarks source: Intel Corporation.

#### Optimization Notice

Copyright © 2017, Intel Corporation. All rights reserved. \*Other names and brands may be claimed as the property of others. Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, & SSSE3 instruction sets & other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. Notice Revision #20110804



### Vectorization & Threading Critical on Modern Hardware



Benchmark results were obtained prior to implementation of recent software patches and firmware updates intended to address exploits referred to as "Spectre" and "Meltdown". Implementation of these updates may make these results inapplicable to your device or system. For more complete information about performance and benchmark results, visit <u>www.intel.com/benchmarks</u> See Vectorize & Thread or Performance Dies Configurations for 2010-2016 Benchmarks in Backup. Benchmarks source: Intel Corporation.

#### Optimization Notice

Copyright © 2017, Intel Corporation. All rights reserved. \*Other names and brands may be claimed as the property of others. Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, & SSSE3 instruction sets & other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. Notice Revision #20110804



Vectorization Workflow

on Threading Workflow

low

1. Survey Target

🕨 Collect 🎝 🖿 📘

1.1 Find Trip Counts and FLOPS

Collect 🖿 📃

✓ Trip Counts☐ FLOPS

#### 2. Annotate Sources

Add Intel Advisor annotations to identify possible parallel tasks and their enclosing parallel sites.

+ Steps to annotate

3. Check Suitability

Collect 片 🖿 🗔

4. Check Dependencies

Collect 🖿 📘

# **THREADING ADVISOR**

**G** Re-finalize Survey

# Serial Modeling Has Multiple Benefits

Intel<sup>®</sup> Advisor


- Your application can't fail due to bugs caused by incorrect parallel execution. (It's running serially.)
- 2) You can easily experiment with several different proposals before committing to the expense of implementation.
  - a) Measure performance focus on where it will pay off.
  - b) Predict scalability, load balancing and overheads.
  - c) Predict (and avoid) data races
- 3) All of your test suites should still pass. Validate the correctness of your transformations.
- 4) You can use Advisor on partially or completely parallelized code.

Design, measure and test <u>before</u> implementation



# **Threading Advisor Workflow**

- Use the **Survey** to find good potential threading sites.
  - Optionally, follow up with **Trip Counts** to find information about iteration and call counts.
- Annotate your code.
- Use **Suitability** to predict how much performance improvement the proposed threading model will create under specific, editable conditions.
- Use **Dependencies** to determine whether the proposed model is safe, and what needs to be done to correct it.



### Survey Report Threading Advisor

### Tip:

Survey sorts by Self Time by default. This is good for Vector Advisor, but for Threading Advisor, you may want to sort by Total Time.

- The Survey Report has lots of information, but most of it is more relevant to Vector Advisor.
- Look for outer loops or functions with high Total Time.
- In this example, setQueen has a high Total Time. It's recursive, but is originally called from a loop in Solve. That makes the loop in Solve a good potential candidate.

🌪 Summary 🚭 Survey & Roofline 🍅 Refinement F	Rep	oorts	🍐 Annot	ation Report	₩ Suitability	Report
Function Call Sites and Loops		۵	♀ Vector Issues	Self Time	Total Time 🔻	Туре
R I f setQueen			2.202s 💳	38.480s	Function	
∎ 🖸 [loop in setQueen at nqueens_serial.cpp:116]			0.297s 🛙	33.5205	Scalar	
				0.000s1	5.250s	Function
Source Top Down Code Analytics Assembly A	٩ss	istanc	e 💡 Recc	mmendation	s 🖬 Why No	Vectoriza
Function Call Sites and Loops		Tot	al Time %	Self Time	Total Time	Туре
⊟Total		100	).0%	0.000s1	5.250s	
□_RtIUserThreadStart		100	.0% 📃	0.000s1	5.250s	Function
RtIUserThreadStart		100	.0%	0.000s1	5.250s	Function
BaseThreadInitThunk		100	.0%	0.000s1	5.250s	Function
□_scrt_common_main_seh		100	.0%	0.000s1	5.250s	Function
⊟main		100	.0%	0.000s1	5.250s 5.250s 5.250s	Function
solve		100	).0%	0.000s1		Function
☐ [loop in solve at nqueens_serial.c	pp	:1 100	.0%	0.000s1		Scalar
<b>⊟</b> setQueen		100	).0% 📃	0.000s1	5.250s	Functio
🖃 🖱 [loop in setQueen at nquee	ns_	se 100	).0%	0.000s1	5.250s	Scalar
⊟setQueen		100	).0%	0.000s1	5.250s	Function
🖃 🗂 [loop in setQueen at n	qu	e 100	).0%	0.000s1	5.250s	Scalar
⊟setQueen		100	).0%	0.047s1	5.250s	Functio
🖂 🗂 [loop in setQuee	n a	at 98	8.5% 💷	0.031sl	5.172s	Scalar
⊟setQueen		97	<sup>7</sup> .9% <b></b>	0.031sl	5.141s	Function
⊟oop in set⊟	Qu	ie 96	5.1% 💷	0.016sl	5.047s	Scalar
⊟setQueen		95	5.8% 💷	0.219sl	5.031s	Function
🖂 🖸 [loop	in	se 88	3.1% 💷	0.031sl	4.625s	Scalar
⊟setQu	ee	n 87	.5% 💶	0.282s	4.594s	Function
<						

# **Annotating Your Code**

- Annotations are notes to Advisor. They are *not* parallelization commands. They do not affect the way the program itself runs.
- They mark places Advisor should treat as locks or parallel sites.
- To use annotations, you must include the appropriate header/module.

#### C/C++

- In source files where annotations are used, add: #include <advisor-annotate.h>
- Add <install\_dir>/include to your include directories.

#### FORTRAN

 In source files where annotations are used, add: use advisor\_annotate

• Add
 <install\_dir>/include
 to your include directories.

#### C#

- In source files where annotations are used, add: using AdvisorAnnotate;
- Add the C# annotations definition file to your project.
- The Advisor User's Guide contains a section on Annotations with full documentation, examples, and instructions on the above if you forget.




# **Common Annotations**

- Site Annotations
  - Indicate locations which contain a number of tasks which can run in parallel with each other. Code within the site that is not part of a task is executed only by the entering thread, but can still run in parallel with the tasks.
  - Consist of a Site Begin and a Site End annotation.
- Task Annotations
  - Indicate chunks of code which can run in parallel with other tasks in the same site, including any additional copies of themselves which may be launched.
  - Consist of a Task Begin and a Task End annotation.
- Iteration Task Annotations
  - Indicate that the entirety of a loop's contents should be considered as a task.
  - Consist only of an Iteration Task annotation. The end is implied.
- Lock Annotations
  - Indicate where Advisor should simulate locking.
  - Consist of a Lock Acquire annotation and a Lock Release annotation.



# Suitability Analysis

• Using your annotations, Advisor models how the program would behave in parallel, and predicts performance in specified hypothetical circumstances.




#### **Optimization Notice**

# Suitability Analysis

- The white dots are the estimated number of times speedup at the given number of CPUs.
- The bullseye is placed on the one corresponding to the number of CPUs you have selected in the controls.
  - If your bullseye is in:

Red:	Yellow:	Green:
No benefit,	Poor scaling,	Ideal scaling!
possible slowdown.	needs improvement.	

 Advisor provides warnings when it predicts that your specifications would lead to issues like load imbalance.



### Dependencies Analysis Threading Advisor

- This is the same analysis as in Vectorization Advisor. It works with annotations as well as selections in the survey report.
- Add lock annotations or reorganize code to resolve reported dependencies, then rerun the analysis to confirm the problem has been resolved.
   Annotation Report
   Annotation Report<
- Run suitability again to check that you still get good improvement.
- Once you're happy with Advisor's predictions, replace the annotations with actual parallelism and locks.

	annuary	- 🚭	Survey & Ro	offine 🎾	Kennement	керо	orts 🙆 An	notatio	on Report	Y Su	tability	керс	π		
Site L	ocation				Loop-Carrie	ed Dep	pendencies	Strides Di	istributio	n 🔤	Acces	ss Pattern	1	Max. Site Foot	
= 🛱 [I	oop in	solve a	at nqueens_se	erial.cpp:1	😵 RAW:1	🛆 WA	AR:1 🛆 WA	W:1	No inform	nation av	ailable	No in	formatio	n available	No information
1:		11	ADVISOR SU		F		ment the lelizing								
	10		(int i=0	_		i++)	{ ,						_		
Depe	endenci	es Rep	ort <table-cell> Rec</table-cell>	ommendat	ions										
Probl	ems an	d Mes	sages											Filter	
ID	0	Туре			Site Name	Sour	ces	Mo	dules		State			Severity	
P1	i	Parall	el site inform	ation	solve	nque	ens_serial.cp	op 1_n	queens_s	erial.exe	🗸 Not	a pro	blem	Error	3 iten
P3	•	Read	after write de	ependency	solve	nque	ens_serial.cp	op 1_n	queens_s	erial.exe	R New			Informati	ion 1 ite
P4	-	Write	after write d	ependency	solve	nque	ens_serial.cp	op 1_n	queens_s	erial.exe	New			Toma	
P5	۲	Write	after read de	ependency	solve	nque	ens_serial.cp	op 1_n	queens_s	erial.exe	New			Туре	
Read	after w	rite d	ependency:	Code Locat	tions										ite infor 1 ite
ID	ead after write dependency: Code Loca D Instruction Description Source		1		F	unction	Variab	le refer	Module			State		er write 1 iter er write 1 iter	
±X3	0x401c04 Read		_	ueens serial.cpp:111				olutions 1 ngueens seri		ns seria				er write 1 itei er read 1 itei	
'	0x401c		Write		s_serial.cpp:		-				-	rial.exe R New			
±Χ4	0004010			■ nqueens_serial.cpp:139 solve 1_nqueens_serial.exe						Source					



# Add Parallel Framework


Summary 🦉 Surve	ey Report 🛛 💧 Annotation Report 👘	Suitability Report	Correctness Report									
Maximum prog	ram gain <sup>®</sup> : 5.20x (8 CPUs, Intel	TBB Threading Mod	del)									
These annotated	These annotated parallel sites were detected:											
Parallel Site	Maximum	Site Gain <sup>®</sup> Co	prrectness Problems									
solve (nqueens a	nnotated.cpp:113) 6.5	<u>1x</u>	<u> <sup>2</sup> △</u> 0 <sup>0</sup> <sup>2</sup> <sup>1</sup> <sup>0</sup> <sup>2</sup> <sup>1</sup> <sup>0</sup> <sup>1</sup>									
	parallel site and task annotations aroun Source Location	d these time-consumi CPU Total Time <sup>®</sup>										
Consider adding												
Consider adding	Source Location	CPU Total Time®										
Consider adding Loop () <u>setQueen</u>	Source Location <u>nqueens annotated.cpp:96</u>	CPU Total Time® 1.8252s	Serial Code									
Consider adding Loop (5 <u>setQueen</u> (5 <u>solve</u>	Source Location nqueens annotated.cpp:96 nqueens annotated.cpp:117	CPU Total Time <sup>®</sup> 1.8252s 1.8252s	Serial Code									

#### Intel<sup>®</sup> Advisor


- Contains overhead metrics for popular parallel frameworks
- Quickly prototype and evaluate alternatives
- Detailed help pages for popular parallel frameworks

# Here is the list of source locations Here are templates for popular parallel frameworks

Serial Code with Intel Advisor Annotations	Parallel Code using Intel TBB
// Locking ANNOTATE_LOCK_ACQUIRE(); Body(); ANNOTATE_LOCK_RELEASE():	<pre>// Locking can use various mutex types provided // by Intel TBB. For example: finclude <tbb tbb.h=""> tbb::mutex g_Mutex; {    tbb::mutex::scoped_lock lock(g_Mutex);    Body(); }</tbb></pre>
<pre>// Do-All Counted loops, one task ANNOTATE_SITE_BEGIN(site); For (I = 0; I &lt; N; ++) {     ANNOTATE_ITERATION_TASK(task);     {statement;} } ANNOTATE_SITE_END();</pre>	<pre>// Do-All Counted loops, using lambda // expressions #include <tbb tbb.h=""> tbb::parallel_for(0,N,[&amp;](int I) {    statement;   });</tbb></pre>
<pre>// Create Multiple Tasks ANNOTATE_SITE_BEGIN(site); ANNOTATE_TASK_BEGIN(task1); statement-or-task1; ANNOTATE_TASK_END(); ANNOTATE_TASK_EEGIN(task2); statement-or-task2; ANNOTATE_TASK_END(); ANNOTATE_SITE_END();</pre>	<pre>// Create Multiple tasks, using lambda // expressions #include <tbb tbb.h=""> tbb::parallel_invoke(    [6]{statement-or-task1;},    [6]{statement-or-task2;} );</tbb></pre>



#### **Optimization Notice**



#### Optimization Notice

Copyright © 2017, Intel Corporation. All rights reserved. \*Other names and brands may be claimed as the property of others. *'inte* 




# **VECTORIZATION ADVISOR & ROOFLINE**

**G** Re-finalize Survey

#### Optimization Notice Copyright © 2017, Intel Corporation. All rights reserved. \*Other names and brands may be claimed as the property of others.

# Vectorization Advisor Workflow

- **Survey** is the bread and butter of Vectorization Advisor! All else builds on it!
- Trip Counts adds onto Survey and enables the Roofline.
- **Dependencies** determines whether it's safe to force a scalar loop to vectorize.
- Memory Access Patterns diagnoses vectorization inefficiency caused by poor memory striding.



### Survey Vectorization Advisor

#### Function/Loop Icons

Scalar Function
 Vector Function
 Scalar Loop
 Vector Loop

#### Tip:

For vectorization, you generally only care about loops. Set the type dropdown to "Loops".

Vectorizing a loop is usually best done on innermost loops. Since it effectively divides duration by vector length, you want to target loops with high self time. Efficiency is important! Efficiency=100% Speedup Vec. Length The black arrow is 1x. Gray means you got less than that. Gold means you got more. You want to get this value as high as possible!

+ - Function Call Sites and Loops		O Verter lever	Self	Total	Turne	Why No	Vecto	rized Loops	>>	
Function Call Sites and Loops	e	@ Vector Issues	Time	Time	Туре	Vectorization?	Vect	Efficiency	Gain	VL.
Iloop in main at example.cpp:38		9 1 Assumed depend	0.391s 🔲	0.391s 🗖	Scalar	vector depen				
🗵 🝊 [loop in main at example.cpp:64]		1 Possible inefficien	0.297s 💻	0.297s 🗖	Vector		AVX2	2%	0.37x	16
🕀 🗂 [loop in main at example.cpp:51]		9 1 Possible inefficien	0.094s 🛙	0.094s 🛙	Vector	1 vectorizatio.	. AVX2	8%	1.23x	16
🕀 🗂 [loop in main at example.cpp:26]			0.030s I	0.030s1	Vector		AVX2	100%	7.98x	8
[loop in main at example.cpp:14]		Assumed depend	0.000s1	0.000s1	Scalar	vector depen				
🚺 🗂 [loop in main at example.cpp:23]			0.000sl	0.030s1	Scalar	🖬 inner lov, w				

Expand a vectorized loop to see it split into body, peel, and remainder (if applicable).


Advisor *advises* you on potential vector issues. This is often your cue to run MAP or Dependencies. Click the icon to see an explanation in the bottom pane. The Intel Compiler embeds extra information that Advisor can report in addition to its sampled data, such as why loops failed to vectorize.

#### **Optimization Notice**

# What is a Roofline Chart?

### A Roofline Chart plots application performance against hardware limitations.

- Where are the bottlenecks?
- How much performance is being left on the table?
- Which bottlenecks can be addressed, and which should be addressed?
- What's the most likely cause?
- What are the next steps?



Roofline first proposed by University of California at Berkeley: <u>Roofline: An Insightful Visual Performance Model for Multicore Architectures</u>, 2009 Cache-aware variant proposed by University of Lisbon: <u>Cache-Aware Roofline Model: Upgrading the Loft</u>, 2013

#### Optimization Notice

# **Roofline Metrics**

Roofline is based on Arithmetic Intensity (AI) and FLOPS.

- Arithmetic Intensity: FLOP / Byte Accessed
  - This is a characteristic of your algorithm




- FLOPS: <u>Fl</u>oating-Point <u>Op</u>erations / <u>Second</u>
  - Is a measure of an implementation (it achieves a certain FLOPS)
  - And there is a maximum that a platform can provide

Copyright © 2017, Intel Corporation. All rights reserved

\*Other names and brands may be claimed as the property of others.

(intel)



# Classic vs. Cache-Aware Roofline

Intel<sup>®</sup> Advisor uses the Cache-Aware Roofline model, which has a different definition of Arithmetic Intensity than the original ("Classic") model.

### **Classical Roofline**

- Traffic measured from one level of memory (usually DRAM)
- AI may change with data set size
- AI changes as a result of memory optimizations


#### **Cache-Aware Roofline**

- Traffic measured from all levels of memory
- AI is tied to the algorithm and will not change with data set size
- Optimization does not change AI\*, only the performance

\*Compiler optimizations may modify the algorithm, which may change the AI.



### **Ultimate Performance Limits**




#### Copyright © 2017, Intel Corporation. All rights reserved. \*Other names and brands may be claimed as the property of others.

**Optimization Notice** 



### Sub-Roofs and Current Limits



Copyright © 2017, Intel Corporation. All rights reserved. \*Other names and brands may be claimed as the property of others.


**Optimization Notice** 



# Cache-Aware Roofline Concept

- Prior to collecting data, Advisor runs quick benchmarks to measure hardware limitations.
  - Computational limitations
  - Memory Bandwidth limitations
- These form the performance "roofs".
- Loops and functions have algorithms and therefore a specific AI.
- Their performance in FLOPS is also measured.
- Optimization changes performance. The goal is to go as far up as possible.

#### Video Available: Roofline Analysis in Intel® Advisor 2017




Roofline first proposed by University of California at Berkeley: <u>Roofline: An Insightful Visual Performance Model for Multicore Architectures</u>, 2009 Cache aware variant proposed by Technical University of Lisbon: <u>Cache-Aware Roofline Model: Upgrading the Loft</u>, 2013



# Cache-Aware Roofline

Usage

- Target the bigger, redder dots that are farthest below the top roofs first.
  - Big and red = takes up a lot of time.
  - Far below roofs = lots of room for improvement.
- Roofs below: unlikely bottlenecks, unless you're *just* above them.
- Roofs above: very likely bottlenecks! The closest roofs above are the most likely causes of bottlenecking.



Arithmetic Intensity (FLOPs/Byte)

#### Note:

Not every algorithm can break every roof! Some algorithms inherently can't avoid certain bottlenecks.

# Cache-Aware Roofline

**FLOPS** 


### Next Steps

# If under or near a memory roof...

- Try a MAP analysis.
   Make any appropriate cache optimizations.
- If cache optimization is impossible, try reworking the algorithm to have a higher AI.

### If Under the Vector Add Peak

Check "Traits" in the Survey to see if FMAs are used. If not, try altering your code or compiler flags to **induce FMA usage.** 



#### Arithmetic Intensity

If just above the Scalar Add Peak

Check **vectorization efficiency** in the Survey. Follow the recommendations to improve it if it's low.

### If under the Scalar Add Peak...

Check the Survey Report to see if the loop vectorized. If not, try to **get it to vectorize** if possible. This may involve running Dependencies to see if it's safe to force it.

#### **Optimization Notice**



### Memory Access Patterns Analysis Collecting a MAP

- If you have low vector efficiency, or see that a loop did not vectorize because it was deemed "possible but inefficient", you may want to run a MAP analysis.
- Advisor will also recommend a MAP analysis if it detects a possible inefficient access pattern.

Vector Issues
---------------

Possible inefficient memory access patterns present

- Memory access patterns affect vectorization efficiency because they affect how data is loaded into and stored from the vector registers.
- Select the loops you want to run the MAP on using the checkboxes. It may be helpful to reduce the problem size, as MAP only needs to detect patterns, and has high overhead.
  - Note that if changing the problem size requires recompiling, you will need to re-collect the survey before running MAP.



# Memory Access Patterns Analysis Reading a MAP

Videos Available: Stride and Memory Access Patterns and Memory Access 101


- MAP is color coded by stride type. From best to worst:
  - Blue is unit/uniform (stepping by 1 or 0)
  - Yellow is constant (stepping a set distance)
  - **Red** is variable (a changing step distance)
- Click a loop in the top pane to see a detailed report below.
  - The strides that contribute to the loop are broken down in this table.
  - Important information includes the size of the stride, the variable being accessed, and the source.
  - Not all strides will come from your code!

🌪 Su	mma	ary 🛭 💥 S	urvey & Roofline	🍅 Refinemen	t Reports						
Site Lo	ocati	on	Strides Distrib	Access Pa Max	x. Site Footprint	Recommend	ations				
🖽 🗂 [le	оор	in main	76% / 0% / <mark>24</mark>	Mixed stri 64K	B						
🕀 🗂 🗉	оор	in main	76% / 0% / <mark>24</mark>	Mixed stri 64K	B						
🕀 🗂 [le	оор	in main	70% / 6% / <mark>24</mark>	Mixed stri 564	ed stri 564MB						
🕀 🗂 [le	оор	in main	100% / 0% / 0	All unit str 70K	B						
🕀 🗂 [le	оор	in main	<mark>33% / 67% / 0</mark>	Mixed stri 616	MB	1 Inefficient memory access particular					
•											
Mem	ory A	Access Pat	terns Report D	ependencies Rep	ort 🛛 😪 Recomm	endations					
ID	8	Stride	Туре	Source	Modules	Nested Func	Variable references				
± P1	44	36000	Constant stride	stride.cpp:49	stride.exe		tableA, tableB				
± P2	14	36000	Constant stride	stride.cpp:49	stride.exe		results				
± P7	(i)		Parallel site info	stride.cpp:47	stride.exe						
P19	•	0	Uniform stride	stride.exe:0x	stride.exe	_svml_atan4					
P79		0	Uniforn strine Variable stride		svml_dispmd.dll						
P1.	444		Variable stride	svml_dispmd	svml_dispmd.dll						

#### **Optimization Notice**

### **Dependencies** Analysis **Vectorization Advisor**


- Generally, you don't need to run Dependencies analysis unless Advisor tells you to. It produces recommendations to do so if it detects:
  - Loops that remained unvectorized ٠ because the compiler was playing it safe with autovectorization.
  - Outer loop vectorization opportunities ۲
- Use the survey checkboxes to select which loops to analyze.
- Recommendation: Confirm Confidence: Need More  $\odot$ dependency is real Data There is no confirmation that a real (proven) dependency is present in the loop. To confirm: Run a Dependencies analysis.
- Recommendation: Check Confidence: Low dependencies for outer loop It is not safe to force vectorization without knowing that there are no dependencies. Disable inner vectorization before check Dependency. To check: Run a Dependencies analysis.
- If no dependencies are found, it's safe to force vectorization.
- Otherwise, use the reported variable read/write Summary Survey & Roofline Refinement Reports information to see if you can rework the code to eliminate the dependency.



#### **Optimization Notice**

# Summary

- Survey Find the most promising sites for threading, see
   the meat of the vectorization information, and get
   recommendations from Advisor.
- Trip Counts & FLOPS Add to your Survey report to help
   fine-tune vector efficiency and capability, as well as unlock the powerful Roofline to visualize your bottlenecks and help direct your efforts.
- **5** Suitability Predict how well your proposed threading model will scale under certain conditions quickly and easily.
- Dependencies Prove or disprove the existence of parallel
   dependencies and learn how to fix them.
- Memory Access Patterns See how you traverse your data and how it affects your vector efficiency and cache bandwidth usage.



#### **Optimization Notice**

# **Threading Advisor Demo**

Optimization Notice Copyright © 2017, Intel Corporation. All rights reserved. \*Other names and brands may be claimed as the pr<u>operty of others.</u>






# Configurations for 2010-2017 Benchmarks

#### **Optimization Notice**

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. Notice revision #20110804

Performance measured in Intel Labs by Intel employees

#### Platform Hardware and Software Configuration



		Unscaled Core	Cores/S	Num	L1 Data	L2	L3		Memory	Memory	H/W Prefetchers	нт	Turbo		O/S		
	Platform	Frequency	ocket	Sockets	Cache	Cache	Cache	Memory	Frequency	Access	Enabled	Enabled	Enabled	C States	Name	Operating System	<b>Compiler Version</b>
WSM	Intel® Xeon™ X5680 Processor	3.33 GHZ	6	2	32K	256K	12 MB	48 MB	1333 MHz	NUMA	Y	Y	Y	Disabled	Fedora 20	3.11.10-301.fc20	icc version 17.0.2
SNB	Intel® Xeon™ E5 2690 Processor	2.9 GHZ	8	2	32K	256K	20 MB	64 GB	1600 MHz	NUMA	Y	Y	Y	Disabled	Fedora 20	3.11.10-301.fc20	icc version 17.0.2
IVB	Intel® Xeon™ E5 2697v2 Processor	2.7 GHZ	12	2	32K	256K	30 MB	64 GB	1867 MHz	NUMA	Y	Y	Y	Disabled	RHEL 7.1	3.10.0-229.el7.x86_64	icc version 17.0.2
HSW	Intel® Xeon™ E5 2600v3 Processor	2.2 GHz	18	2	32K	256K	46 MB	128 GB	2133 MHz	NUMA	Y	Y	Y	Disabled	Fedora 20	3.15.10- 200.fc20.x86_64	icc version 17.0.2
BDW	Intel® Xeon™ E5 2600v4 Processor	2.3 GHz	18	2	32K	256K	46 MB	256 GB	2400 MHz	NUMA	Y	Y	Y	Disabled	RHEL 7.0	3.10.0-123. el7.x86_64	icc version 17.0.2
BDW	Intel® Xeon™ E5 2600v4 Processor	2.2 GHz	22	2	32K	256K	56 MB	128 GB	2133 MHz	NUMA	Y	Y	Y	Disabled	CentOS 7.2	3.10.0-327. el7.x86_64	icc version 17.0.2
SKX	Intel® Xeon® Platinum 81xx Processor	2.5 GHz	28	2	32K	1024K	40 MB	192 GB	2666 мнz	NUMA	Y	Y	Y	Disabled	CentOS 7.3	3.10.0- 514.10.2.el7.x86_64	icc version 17.0.2

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more information go to <a href="http://www.intel.com/performance">http://www.intel.com/performance</a>

#### **Optimization Notice**

Copyright © 2017, Intel Corporation. All rights reserved. \*Other names and brands may be claimed as the property of others. Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, & SSSE3 instruction sets & other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. Notice Revision #20110804



# Legal Disclaimer & Optimization Notice

Benchmark results were obtained prior to implementation of recent software patches and firmware updates intended to address exploits referred to as "Spectre" and "Meltdown". Implementation of these updates may make these results inapplicable to your device or system.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit <u>www.intel.com/benchmarks</u>.

INFORMATION IN THIS DOCUMENT IS PROVIDED "AS IS". NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Copyright © 2018, Intel Corporation. All rights reserved. Intel, Xeon, Xeon Phi, Core, VTune, and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

#### **Optimization Notice**

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. Notice revision #20110804

#### **Optimization Notice**