

INTEL® VTUNE™ AMPLIFIER FOR CACHE **PERFORMANCE ANALYSIS** Jackson Marusarz – Intel Corporation

Intel® VTune™ Amplifier

Quick Introduction

Get the Data You Need

- Hotspot (Statistical call tree), Call counts (Statistical)
- Thread Profiling Concurrency and Lock & Waits Analysis
- Cache miss, Bandwidth analysis…¹
- GPU Offload and OpenCL™ Kernel Tracing

Find Answers Fast

- View Results on the Source / Assembly
- OpenMP Scalability Analysis, Graphical Frame Analysis
- Filter Out Extraneous Data Organize Data with Viewpoints
- Visualize Thread & Task Activity on the Timeline

Easy to Use

- No Special Compiles C, C++, C#, Fortran, Java, ASM
- Visual Studio* Integration or Stand Alone
- Graphical Interface & Command Line
- Local & Remote Data Collection
- Analyze Windows* & Linux* data on OS X*²

¹ Events vary by processor. ² No data collection on OS X^*

Full lecture April 19th

Quickly Find Tuning Opportunities

See Results On The Source Code

Tune OpenMP Scalability

Visualize & Filter Data

Optimization Notice

Copyright © 2018, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.

Performance Monitoring Unit (PMU)

- Hardware registers on any modern Intel processor
- 100s of events in current CPU generations
- Performance counters can be programmed to count Events through specific MSRs
- Events can be divided into the following categories, depending on how they are collected and interpreted:

– **Fixed events**

CPU CLK UNHALTED. THREAD – Cycles running at the rate of the core reflecting frequency changes (Turbo etc...) INST_RETIRED.ANY – Instructions retired CPU CLK UNHALTED.REF – Cycles at a non-changing reference rate

- **Programmable events**
- **Precise events**

Performance Monitoring Unit

Performance counters

Core performance monitoring of CPU of modern CPUs

- Each core has 8 counters; 4 per thread with SMT
- Measure 7 performance events at a time (4 Programmable, 3 Fixed)

Measure "Uncore" events in addition to "Core" events

- Distributed design with separate blocks of counters in different architectural units (MC, LLC, GT, etc.)
- Not thread-specific. Thread-specific counting can only be done in the core

The event names change for each processor generation, but the performance analysis concepts stay the same!

Event Based Performance Analysis

Processor events can be monitored using **sampling** and **counting** technologies

Sampling Mode:

- Sample a HW interruption happens when a *N* of Events counted
- N is programmable
- In a sample we automatically collect:
	- o Thread and process ID's
	- o Instruction Pointer (IP)
- Instruction pointer is then used to derive the function name and source line number from the debug information created at compile time
- This creates a statistical representation of where the events are occurring

Counting Mode:

- Running counters for events without any interrupts or program information collected
- This is probably what you have done with PAPI

Sampling Mode vs. Counting Mode

Sampling Mode

- Identifies WHERE events occur
- Used for profiling and tuning
- Statistical representation
- Higher overhead still low
- Can generate large amounts of data

Counting Mode

- Reports how many events occur, not location.
- Mostly for profiling
- True event count
- Very low overhead
- Small data files

Both are available in VTune Amplifier – we will focus on Sampling

EBS for Memory Performance - Motivation

- Large memories are slow
- Small memories are fast, but expensive and consume high power
- **Goal:** give the processor a feeling that it has a memory which is fast, large, consumes low power and cheap
- **Solution: a Hierarchy of memories**

Copyright © 2018, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others. Optimization Notice

Memory Subsystem PMU Events

Examples:

MEM_INST_RETIRED.LOADS MEM_LOAD_RETIRED.L1D_HIT MEM_LOAD_RETIRED.L2_HIT MEM_LOAD_RETIRED.LLC_UNSHARED_HIT MEM LOAD RETIRED.LLC MISS

What if I told you that you have 1,200,000 L2 Cache Hits?

Copyright © 2018, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others. Optimization Notice

Metrics

Create useful, quantitative data from raw event counts. Examples:

- CPI = Total Cycles/Instructions
- L3 miss penalty = (L3 miss count * 200)/Total Cycles
- L2 Hit Ratio = L2 Hits/L2 Accesses

With expert knowledge – thresholds and advice can be assigned to each metric

 \overline{Q}

Two Ways to Measure Memory Impacts

Cycle Accounting

- Original technique based on estimated penalties for various events
- Example: L3 miss penalty = (L3 miss count * 200)/Total Cycles
- Main Issue Superscalar, Out-of-Order architectures can hide memory latency issues by executing other instructions

Stall Accounting

- Based on new PMU events determining when the CPU is actually stalled
- Example: CYCLE ACTIVITY.STALLS L3 MISS

Metrics used will be based on available events

Copyright © 2018, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others. Optimization Notice

Memory Analysis in VTune Amplifier

Microarchitecture Analysis

General Exploration

Memory Access

TSX Exploration

TSX Hotspots

SGX Hotspots

System Bandwidth (\leadsto)

This section provides various system bandwidth-related properties detected by the product. These values are used to define default High, Medium and Low bandwidth utilization thresholds for the Bandwidth Utilization Histogram and to scale overtime bandwidth graphs in the Bottom-up view.

Max DRAM System Bandwidth[®]: 80 GB Max DRAM Single-Package Bandwidth⁷: 40 GB

Built-in benchmark to determine system specs

Memory Analysis in VTune Amplifier

General Exploration Analysis

- Intel[®] VTune™ Amplifier has hierarchical expanding metrics.
- You can expand your way down, following the hotspot, to identify the root cause of the inefficiency.
	- Sub-metrics highlight pink on their own merits, just like top level metrics.
- Hovering over a metric produces a helpful, detailed tooltip (not shown).
- There are tooltips on Summary tabs too: hover over any \odot icon.

Categorizing Inefficiencies in the Memory Subsystem

- Back End bound is the most common bottleneck type for most applications.
- It can be split into Core Bound and Memory Bound
	- **Core Bound** includes issues like not using execution units effectively and performing too many divides.
	- **Memory Bound** involves cache misses, inefficient memory accesses, etc.
		- Store Bound is when load-store dependencies are slowing things down.
		- The other sub-categories involve caching issues and the like. Memory Access Analysis may provide additional information for resolving this performance bottleneck.

VTune Amplifier Workflow Example- Summary View

Max DRAM Single-Package Bandwidth⁷: 40 GB

VTune Amplifier Workflow Example- Bottom-Up View

VTune Amplifier Workflow Example- Bottom-Up View

VTune Amplifier Workflow Example- Bottom-Up View

VTune Amplifier Workflow Example- Source View

VTune Amplifier Workflow Example- Source View

Compare the Results

System Bandwidth \odot

This section provides various system bandwidth-related properties detected by the and Low bandwidth utilization thresholds for the Bandwidth Utilization Histogram and

Max DRAM System Bandwidth[®]: 80 GB Max DRAM Single-Package Bandwidth[®]: 40 GB

*N/A is applied to metrics with undefined value. There is no data to calculate the metric.

System Bandwidth $(\!\vee\!)$

This section provides various system bandwidth-related properties detected by the prod default High, Medium and Low bandwidth utilization thresholds for the Bandwidth Utilizati bandwidth graphs in the Bottom-up view.

Understanding the Memory Hierarchy

Data can be in any level of any core's cache, or in the shared L3, DRAM, or on disk.

Accessing data from another core adds another layer of complexity

Cache coherence protocols – beyond the scope of today's lecture. But we will cover some issues caused by this.

Optimization Notice

Cache Misses

Why: Cache misses raise the CPI of an application. Focus on long-latency data accesses coming from 2nd and 3rd level misses

"<memory level> Bound" = Percentage of cycles when the CPU is stalled, waiting for data to come back from <memory level>

What Now: If either metric is highlighted for your hotspot, consider reducing misses:

- Change your algorithm to reduce data storage
- **Block data accesses to fit into cache**
- Check for sharing issues (See Contested Accesses)
- Align data for vectorization (and tell your compiler)
- **Use streaming stores**
- **Use software prefetch instructions**

Blocked Loads Due to No Store Forwarding

Why: If it is not possible to forward the result of a store through the pipeline, dependent loads may be blocked

What Now: If the metric is highlighted for your hotspot, investigate:

View source and look at the LD_BLOCKS.STORE_FORWARD event. Usually this event tags to next instruction after the attempted load that was blocked. Locate the load, then try to find the store that cannot forward, which is usually within the prior 10-15 instructions. The most common case is that the store is to a smaller memory space than the load. Fix the store by storing to the same size or larger space as the ensuing load.

Why: Aliasing conflicts caused by associative caches result in having to re-issue loads.

What Now: If this metric is highlighted for your hotspot, investigate at the source code level.

Fix these issues by changing the alignment of the load. Try aligning data to 32 bytes, changing offsets between input and output buffers (if possible), or using 16-Byte memory accesses on memory that is not 32-Byte aligned.

Why: First-level DTLB Load misses (Hits in the STLB) incur a latency penalty. Second-level misses require a page walk that can affect your application's performance.

What Now: If this metric is highlighted for your hotspot, investigate at the source code level.

To fix these issues, target data locality to TLB size, use the Extended Page Tables (EPT) on virtualized systems, try large pages (database/server apps only), increase data locality by using better memory allocation or Profile-Guided **Optimization**

Multi -Socket Systems

- address space
- Accessing other socket is expensive
- This is still a single
address space
• Accessing other some
expensive
• Important to be aw
memory accesses f
performance • Important to be aware of memory accesses for performance

Remote Memory Accesses

Why: With a Non-Uniform Memory Access (NUMA) architecture, loading from memory can have varying latency. Remote memory loads cost more.

What Now: If this metric is highlighted for your hotspot, improve NUMA affinity:

- If thread migration is a problem, try affinitizing or pinning threads to cores
- Ensure that memory is first touched (accessed, not allocated) by the thread that will be using it
- Use affinity environment variable for OpenMP
- Use NUMA-aware options for supporting applications if available (for example, softnuma for SQL Server)
- Use a NUMA-efficient thread scheduler (such as Intel[®] Threading Building Blocks)

Example: Poor NUMA Utilization

If Memory Bound is high and local caches are not the problem

Focus on "Remote" metrics

Example: Poor NUMA Utilization

Look for areas of high QPI/UPI bandwidth

> QPI/UPI Bandwidth is communication between the sockets. This may indicate some sort of NUMA issue.

Copyright © 2018, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others. **Optimization Notice**

Causes of poor NUMA utilization

- **Allocation vs. first touch memory location**
- False sharing of cache lines
	- Use padding when necessary
- **Arbitrary array accesses**
- **Poor thread affinity**

Where is your memory allocated and where are your threads running?

Memory Object Identification

Identifying line of source code may not be sufficient to identify the problem

Memory Object Identification

Copyright © 2018, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others. **Optimization Notice**

Go further with Storage Device Analysis (HDD, SATA or NVMe SSD)

Are You I/O Bound or CPU Bound?

- **Explore imbalance between I/O operations** (async & sync) and compute
- **Storage accesses mapped to** the source code
- See when CPU is waiting for I/O
- Measure bus bandwidth to storage

Latency analysis

- **Tune storage accesses with** latency histogram
- **Distribution of I/O over multiple devices**

Bonus Topic – Instruction Fetch Issues

- Processor fetches instructions from the application binary in order
- Jumps and branches can cause the fetch to take longer
- % of cycles spent on ICache Misses (newer processors):
	- ICACHE_16B.IFDATA_STALL / CPU_CLK_UNHALTED.THREAD
- Instruction Starvation
	- UOPS_ISSUED.CORE_STALL_CYCLES-RESOURCE_STALLS.ANY/CPU_CLK_UNHALTED.THREAD
- Interpreted code (Python, Java etc...) and branchy code may have these issues
- Look for Profile Guided Optimizations from the compiler

Bonus Topic – Branch Misprediction

- Mispredicted branches cause instructions to execute, but never retire
- Result in wasted work
	- BR_MISP_RETIRED.ALL_BRANCHES_PS (newer processors)
- Cycle accounting on lab machines
	- 15 * BR_MISP_EXEC.ANY / CPU_CLK_UNHALTED.THREAD
- Use compiler options or profile-guided optimization (PGO) to improve code generation
- Apply hand-tuning by doing things like hoisting the most popular targets in branch statements

Bonus Topic – Floating Point Arithmetic

Why: Floating point arithmetic can be expensive if done inefficiently.

What Now: If FP x87 or FP Scalar metrics are significant, look to increase vectorization.

- Intel Compiler /QxCORE-AVX2 (Windows*) or –xCORE-AVX2 (Linux*) switches
- GCC: -march=core-avx2
- **Optimize to AVX See the Intel**® 64 and IA-32 Architectures Optimization Reference Manual, chapter 11

Summary

- Memory continues to be the most common bottleneck for performance
- It's not enough to just profile and characterize
- Performance engineers need to pinpoint the problem
- Tools like VTune Amplifier are essential

Software