

# **Message Passing**

## Blocking SEND/RECEIVE : couple data transfer and synchronization

- Sender and receiver rendezvous to exchange data









- SrcP field in RECEIVE command permits DestP to select which processor it wants to receive data from
- Implementation:
  - SrcP sends token saying 'ready to send'
  - DestP returns token saying 'me too'
  - Data transfer takes place directly between application programs w/o buffering in O/S
- Motivation: Hardware 'channels' between processors in early multicomputers
- Problem:
  - sender cannot push data out and move on
  - receiver cannot do other work if data is not available yet one possibility: new command TEST(SrcP,flag): is there a message from SrcP?

Overlapping of computation and communication is critical for performance

#### Non-blocking SEND/RECEIVE : decouple synchronization from data transfer






- SrcP can push data out and move on
- Many variation: return to application program when
  - data is out on network?
  - data has been copied into an O/S buffer?
- Tag field on messages permits receiver to receive messages in an order different from order that they were sent by SrcP
- RECEIVE does not block
  - flag is set to true by O/S if data was transfered/false otherwise
- Applications program can test flag and take the right action
- What if DestP has not done a RECEIVE when data arrives from SrcP?
- Data is buffered in O/S buffers at DestP till application program does a RECEIVE

Can we eliminate waiting at SrcP ?

Can we eliminate buffering of data at DestP ?



- SEND returns as soon as O/S knows about what needs to be sent
- 'Flag1' set by O/S when data in x has been shipped out
- Application program continues, but must test 'flag1' before overwriting x
- RECEIVE is non-blocking:
  - returns before data arrives
  - tells O/S to place data in 'y' and set 'flag' after data is received
  - 'posting' of information to O/S
  - 'Flag2' is written by O/S and read by application program on DestP
- Eliminates buffering of data in DestP O/S area if IRECEIVE is posted before message arrives at DestP

## So far, we have looked at point-to-point communication

## Collective communication:

- patterns of group communication that can be implemented more efficiently than through long sequences of send's and receive's
- important ones:
  - one-to-all broadcast

(eg. A\*x implemented by rowwise distribution: all processors need x)

#### - all-to-one reduction

(eg. adding a set of numbers distributed across all processors)

- all-to-all broadcast

every processor sends a piece of data to every other processor


#### one-to-all personalized communication one processor sends a different piece of data to all other processors

- all-to-all personalized communication each processor does a one-to-all communication

# Example: One-to-all broadcast (intuition: think 'tree') Messages in each phase do not compete for links Assuming message size is small, time to send a message = $Ts + h^{Th}$ where Ts = overhead at sender/receiver Th = time per hopTotal time for broadcast = $Ts + Th^{*}P/2$ + Ts + Th\*P/4 + ..... = Ts \* logP + Th\*(P-1) Reality check: Actually, a k-ary tree makes sense because processor 0 can send many messages by the time processor 4 is ready to participate

in broadcast

## Other topologies: use the same idea




Step 1: Broadcast within row of originating processor

Step 2: Broadcast within each column in parallel

Time = Ts logP +  $2Th^{*}(sqrt(P) - 1)$ 

#### Example: All-to-one reduction




Messages in each phase do not compete for links

Purpose: apply a commutative and associative operator (reduction operator) like +,\*,AND,OR etc to values contained in each node

Can be viewed as inverse of one-to-all broadcast Same time as one-to-all broadcast

Important use: determine when all processors are finished working (implementation of 'barrier')



- Intuition: cyclic shift register
- Each processor receives a value from one neighbor, stores it away, and sends it to next neighbor in the next phase.
- Total of (P-1) phases to complete all-to-all broadcast

Time = (Ts + Th) \*(P-1) assuming message size is small

- Same idea can be applied to meshes as well:
  - first phase, all-to-all broadcast within each row
  - second phase, all-to-all broadcast within each column

Message-passing Programming

MPI: Message-Passing Interface

- Goal: Portable Parallel Programming for Distributed Memory Computers
  - Lots of vendors of Distributed Memory Computers: IBM,NCube, Intel, CM-5, .....
  - Each vendor had its own communication constructs
    => porting programs required changing parallel programs
    even to go from one distributed memory platform to another!
  - MPI goal: standardize message passing constructs syntax and semantics
  - Mid 1994: MPI-1 standard out and several implementations available (SP-2)

#### Key MPI Routines we will use:


MPI\_INIT : Initialize the MPI System MPI\_COMM\_SIZE: Find out how many processes there are MPI\_COMM\_RANK: Who am I? MPI\_SEND: Send a message MPI\_RECV: Receive a message MPI\_FINALIZE: Terminate MPI


MPI\_BCAST: Broadcast

# Data Distributions

## Goal:


- distribute arrays across local memories of parallel machine so that data elements can be accessed in parallel
- Standard distributions for dense arrays: (HPF, Scalapack)
  - block
  - cyclic
  - block cyclic(b)
- Block cyclic distribution subsumes other two





Common use of cyclic distribution:

Matrix factorization codes





- BLOCK distribution: small number of processors end up with all the work after a while
- CYCLIC distribution: better load balance
- BLOCK-CYCLIC: lower communication costs than CYCLIC


Distributions for 2-D Arrays:

Each dimension can be distributed by

- block
- cyclic
- \* : dimension not distributed








Performance Analysis of Two MVM Programs In the last lecture, we discussed the following MVM program :



- Style of programming: Master-Slave
  - one master, several slaves
  - master co-ordinates activities of slaves
- Master initially owns all rows of A and vector b
- Master broadcasts vector b to all slaves
- Slaves are self-scheduled
  - each slave comes to master for work
  - master sends a row of matrix to slave
  - slave performs product, returns result and asks for more work
- Why is this program not useful in practice?



# Matrix-vector Multiply: 1-D AlignmentyAxP0----P1----P1----P2----P3----P3----

- Each processor gets roughly the same number of contiguous rows of A before MVM starts


- If a processor owns rows (r,r+1,r+2,....) of A, it gets elements (r,r+1,r+2....) of x

Step 1: All-to-all broadcast in which each processor broadcasts its portion of x to all other processors

Step 2: Each processor computes the inner product of its rows with x to generate elements (r,r+1,r+2....) of y


- If this was part of Jacobi iteration, each processor would use its portion of y to compute its portion of x for the next iteration (note: next x is mapped as required by Step 1 of MVM)
- Assignment of contiguous rows/columns of a matrix to processors is called 'block distribution'.
- Assignment of rows/columns in round-robin fashion: 'cyclic distribution'

Why did we choose block and not cyclic distribution for our MVM ?



- Each processor allocates space for entire x vector.
- It receives messages containing portions of x from all other processors.
- Values received in a message must be placed into storage for x.
- With block distribution of x, values from each message are written into contiguous memory locations (efficient).
- With cyclic distribution of x, values in each message must be written into non-contiguous (but distinct) memory locations (scatter operation).
- Scatters are usually not as efficient as block copies.

Question: Why not allocate A with cyclic distribution and x with block distribution?



- Matrix A is distributed in 2-D blocks to processors
- x is initially distributed to processors on the diagonal of the mesh

Step 1: In each column of mesh, diagonal processor broadcasts its portion of x to all other processors in its column.


- Step 2: Each processor performs a mini-MVM with its block of the matrix and the portion of x it has.
- Step 3: Processors along each row perform a reduction of their partial sums, using diagonal processors as roots for the reductions.

How do we evaluate different algorithms?

What are good performance models for parallel machines?

Very difficult problem: no clear answers yet.

## Speed-up



Usually, we do not bother (watch out for superlinear speedups!)

Bounds on speed-up: Spee	$ed-up(N,P) = T_{seq}(N) T_{comp}(N,P) + T_{overhead}(N,P)$
- One extreme: Amdahl's Law	overnedd
Assume that parallel overhead = 0 fraction of program executed in parallel = x parallel part can be done infinitely fast	
Speed-up = $1/(1 - x)$	
=> even if 90% of program is parallel and processors are very fast, speed-up is only 10!	
Good speed-up requires parallelization of very large proportion of program.	
- Other extreme: communication/computation ratio	
Assume that program is completely parallelized & perfectly load balanced	
Speed-up(N,P) = $T_{seq}(N)$ = $P$ $\frac{T_{seq}(N)}{P} + T_{overhead}(N,P)$ = $1 + P * \frac{T_{overhead}(N,P)}{T_{seq}(N)}$	

#### Communication-to-computation ratio:

Speed-up(N,P) = 
$$\frac{P}{1 + P * \frac{T_{overhead}(N,P)}{T_{seq}(N)}}$$

What happens to speed-up as N and P vary?

#### - If P is fixed and N (problem size) increases, speed-up usually increases.


(some people call such algorithms 'scalable')

Quick check: look at communication-to-computation ratio

= volume of communication(N)/amount of computation(N)


- If N is fixed and P increases, parallel efficiency usually goes down.

#### Examples:




=> Communication to computation ratio varies as sqrt(P)/N


Conclusion: 2-D scales better than 1-D



More detailed analysis:

Model communication time






all inputs can be routes to their desired outputs.

Switch latency in modern parallel computers: < 100 nanosecs

## **Packetization** Ρ Ρ S S Ρ Ρ Message: unit of data transfer visible to programmer Circuit switching: - establish end-to-end connection - send message - break connection down Problems: - short messages - long messages block out other traffic Packet switching:

- break message into packets
- each packet travels independently through network
- message is reassembled at destination
- no end-to-end connection is made before data transmission



- Divide a packet into 'flits': unit of transfer between stages
- All flits in packet follows the same route, but flit transmission is pipelined
- Combines features of circuit and packet switching

Latency =  $(L/W + n) * T_{hop} = (L * T_w + n * T_{hop})$ 

These are 'transmission latencies' (not counting s/w overhead at two ends).

#### Reducing Communication Latencies

Good because

- program spend less time waiting for data
- compiler needs to worry less about reducing communication

Reducing/alleviating latency:

- Applications program: should try to overlap communication with computation: send data out as soon as possible, use asynchronous receives to reduce buffering overheads,....
- O/S: reduce the software overhead at sender/receiver
- Hardware: design network to minimize time-of-flight

#### Let us look at reducing time-of-flight


- if all wires and switches are identical,

Expected time of flight = T  $_{w+s}$  \* Expected number of hops

where  $T_{w+s}$  = delay through 1 wire + 1 switch

=> Goal of network topology selection is to minimize expected number of hops.

Or is it?



Clock speed is determined by slowest stage.

#### Conclusions:

- It is important to take wire lengths into account in latency estimates.
- Higher dimensional wires are longer than lower dimensional wires when embedded into 2/3 dimensions.
- If the length of the longest wire affects latency, higher dimensional networks are not necessarily better.
- One fix: permit several bits at a time to be 'in-flight' on a wire => treat wire itself as a pipeline.

