Processor/Memory Subsystem

Processor X

[data] state

Memory Hierarchy Y

Initially: ILP CPU models from

Armadillo (UT-Austin)

and RSIM (Rice University)

and PSIM (non-ILP)

Goal: Variations on these and

others

Initially: Memory components

of IBM SP/2 or SGI Origin 2000

Goal: A rich variety of memory

components

memory addresses

Previous slide

Next slide

Back to first slide

View graphic version