Parallel Architectures

Chris Rossbach

Outline for Today

- Questions?
- Administrivia
 - Exam soon
- Agenda
 - Parallel Architectures (GPU background)

Faux Quiz questions

- What is hardware multi-threading; what problem does it solve?
- What is the difference between a vector processor and a scalar?
- Implement a parallel scan or reduction
- How are GPU workloads different from GPGPU workloads?
- How does SIMD differ from SIMT?
- List and describe some pros and cons of vector/SIMD architectures.
- GPUs historically have elided cache coherence.Why? What impact does it have on the the programmer?
- List some ways that GPUs use concurrency but not necessarily parallelism.



A modern GP



					ST ST	ST	ST	ST	ST	ST	ST	SFU		ST S	ST ST	ST	ST	ST	ST	ST	
		L0 Instruction Cache								L0 Instruction Cache											
	Warp Scheduler (32 thread/clk)									Warp Scheduler (32 thread/clk)											
GP	Dispatch Unit (32 thread/clk)									Dispatch Unit (32 thread/clk)											
					Register File (16,384 x 32-bit) Register File (16,384 x 32-bit)																
					FP64	INT	INT	FP32	FP32					FP64	INT	INT	FP32	FP32	H		Ŧ
₽ ĕ					FP64	INT	INT	FP32	FP32					FP64	INT	INT	FP32	FP32		+	Ŧ
¢ control		글는 눈는 눈는 눈는		= == == =	FP64	INT	INT	FP32	FP32					FP64	INT	INT	FP32	FP32	H		
					FP64	INT	INT	FP32	FP32	TEN	SOR	TENSOR		FP64	INT	INT	FP32	FP32	TE	NSOF	R T
				Cache GAMERS	FP64	INT	INT	FP32	FP32		RE	CORE		FP64	INT	INT	FP32	FP32		ORE	Ŧ
antroller					FP64	INT	INT	FP32	FP32					FP64	INT	INT	FP32	FP32	Ħ	#	1
tt and a second s					FP64	INT	INT	FP32	FP32					FP64	INT	INT	FP32	FP32	Ħ	#	1
S 2	الحصالحصار	للجاد المجد المجد		الداعية الدعا الد	FP64	INT	INT	FP32	FP32					FP64	INT	INT	FP32	FP32	H		
₽		SU SU SU SU			LD/ LD/ ST ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	SFU		.D/L STS	.D/ LD/ ST ST	LD/ ST	LD/ ST	LD/ ST	LD ST	/ LD/ ST	
t A control		TA TA TA TA			128KB L1 Data Cache / Shared Memory								у								
W TPC GPC						Tex				Tex				Tex					Tex		
			High-S	peed Hub																	
	NVLink	NVLink	NVLink	NVLink		NVLink NVLink															

Dispatch Unit (32 thread/clk

Register File (16.384 x 32-bit)

EP32 EP3

TENSOR

CORE

INT INT

INT INT

INT INT

INT INT

INT INT

INT INT

FP64

FP64

FP64

FP64

FP64

FP64

FP64

FP64

Dispatch Unit (32 thread/clk) Register File (16.384 x 32-bit) INT INT FP64 P32 FP32 P32 FP3 FP64 INT INT FP32 FP3 FP64 INT INT FP64 INT INT P32 FP32 TENSOR TENSOR TENSOR CORE CORE CORE FP32 FP3 FP64 INT INT FP32 FP3 FP64 INT INT FP32 FP3 INT INT FP64 INT INT

• 80 SMs

- Streaming Multiprocessor
- 64 cores/SM
- 5210/threads!
- 15.7 TFLOPS
- 640 Tensor cores
- HBM2 memory
 - 4096-bit bus
 - No cache coherence!
- 16 GB memory
 - PCIe-attached



How do you program a machine like this? pthread_create()?

Also: *CU* or *ACE*

Roughly: all of pfxsum 1,000s X/sec

GPUs: Outline

- Background from many areas
 - Architecture
 - Vector processors
 - Hardware multi-threading
 - Graphics
 - Graphics pipeline
 - Graphics programming models
 - Algorithms
 - parallel architectures \rightarrow parallel algorithms
- Programming GPUs
 - CUDA
 - Basics: getting something working
 - Advanced: making it perform

Architecture Review: Pipelines

Processor algorithm:

```
main() {
         main() {
           pthread create(do instructions);
           pthread create(do decode);
  }
           pthread create(do execute);
           . . .
do_n
           pthread join(...);
 inst
           . . .
 ops
 exe
 access_memory(ops, regs);
 write back(regs);
```

```
do_instructions() {
    while(true) {
        instruction = fetch();
        enqueue(DECODE, instruction);
    }}
```

```
do_decode() {
    while(true) {
        instruction = dequeue();
        ops, regs = decode(instruction);
        enqueue(EX, instruction);
}}
```

```
do_execute() {
    while(true) {
        instruction = dequeue();
        execute_calc_addrs(ops, regs);
        enqueue(MEM, instruction);
}}
```



Pros: Simple

Multi-core/SMPs



main() { for(i=0; i<CORES; i++) {</pre> pthread create(do instructions()); do instructions() { while(true) { instruction = fetch(); ops, regs = decode(instruction); execute calc addrs(ops, regs); access_memory(ops, regs); write_back(regs);

> Other techniques extract parallelism here, try to let the machine find parallelism

Superscalar processors



main() { for(i=0; i<CORES; i++)</pre> pthread create(decode exec); while(true) { instruction = fetch(); enqueue(instruction); decode exec(){ instruction = dequeue(); ops, regs = decode(instruction);

Doesn't look that different does it? Why do it?

access_memory(ops, regs);

write back(regs);

execute_calc_addrs(ops, regs);

Enables independent instruction parallelism.

Vector/SIMD processors



main() {
for(i=0; i<CORES; i++)
pthread_create(exec);
while(true) {
 ops, regs = fetch_decode();
 enqueue(ops, regs);
 }
}</pre>

exec() {
 ops, regs = dequeue();
 execute_calc_addrs(ops, regs);
 access_memory(ops, regs);
 write_back(regs);

Single instruction stream, multiple computations

But now all my instructions need multiple operands!

Vector Processors

- Process multiple data elements simultaneously.
- Common in supercomputers of the 1970's 80's and 90's.
- Modern CPUs support some vector processing instructions
 - Usually called SIMD
- Can operate on a few vectors elements per clock cycle in a pipeline or,
 - SIMD operate on all per clock cycle
- 1962 University of Illinois Illiac IV completed 1972 \rightarrow 64 ALUs 100-150 MFlops
- (1973) TI's Advance Scientific Computer (ASC) 20-80 MFlops
- (1975) Cray-1 first to have vector registers instead of keeping data in memory





Single instruction stream, multiple data → Programming model has to change

Vector Processors



Implementation:

• Instruction fetch control logic shared

GPUs: same basic idea

- Same instruction stream executed on
- Multiple pipelines
- Multiple different operands in parallel



When does vector processing help?

Personal Pro-



What are the potential bottlenecks here? When can it improve throughput?

Only helps if memory can keep the pipeline busy!



Hardware multi-threading

- Address memory bottleneck
- Share exec unit across
 - Instruction streams
 - Switch on stalls
- Looks like multiple cores to the OS
- Three variants:
 - Coarse
 - Fine-grain
 - Simultaneous



Running example



- Colors \rightarrow pipeline full
- White \rightarrow stall

Coarse-grained multithreading

- Single thread runs until a costly stall
 - E.g. 2nd level cache miss
- Another thread starts during stall
 - Pipeline fill time requires several cycles!
- Does not cover short stalls
- Hardware support required
 - PC and register file for each thread
 - little other hardware
 - Looks like another physical CPU to OS/software



Fine-grained multithreading

- Threads interleave instructions
 - Round-robin
 - Skip stalled threads
- Hardware support required
 - Separate PC and register file per thread
 - Hardware to control alternating pattern
- Naturally hides delays
 - Data hazards, Cache misses
 - Pipeline runs with rare stalls
- Doesn't make full use of multi-issue



Simultaneous Multithreading (SMT)

- Instructions from multiple threads issued on same cycle
 - Uses register renaming
 - dynamic scheduling facility of multiissue architecture
- Hardware support:
 - Register files, PCs per thread
 - Temporary result registers pre commit
 - Support to sort out which threads get results from which instructions
- Maximal util. of execution units





Why Vector and Multithreading Background?

GPU:

- A very wide vector machine
- Massively multi-threaded to hide memory latency
- Originally designed for graphics pipelines...

Graphics ~= Rendering

Inputs

- 3D world model(objects, materials)
 - Geometry modeled w triangle meshes, surface normals
 - GPUs subdivide triangles into "fragments" (rasterizat
 - Materials modeled with "textures"
 - Texture coordinates, sampling "map" textures → geometry
- Light locations and properties
 - Attempt to model surtface/light interactions with modeled objects/materials
- View point

Output

• 2D projection seen from the view-point



Grossly over-simplified rendering algorithm

foreach(vertex v in model)

map $v_{model} \rightarrow v_{view}$ fragment[] frags = {}; foreach triangle t ($v_{0,} v_{1,} v_{2}$) frags.add(rasterize(t)); foreach fragment f in frags choose_color(f);

display(visible_fragments(frags));





Algorithm → Graphics Pipeline



To first order, DirectX looks the same!

Graphics pipeline \rightarrow GPU architecture



Limited "programmability" of shaders: Minimal/no control flow Maximum instruction count

GeForce 6 series

Dandelion

Late Modernity: unified shaders



Mapping to Graphics pipeline no longer apparent Processing elements no longer specialized to a particular role Model supports *real* control flow, larger instr count

Mostly Modern: Pascal



Definitely Modern: Turing





Modern Enough: Pascal SM

SM																		
Instruction Cache																		
		1	nstructio	on Buffe	r		Instruction Buffer											
			Warp So	heduler			Warp Scheduler											
Dispatch Unit Dispatch Unit								Dispato	:h Unit		Dispatch Unit							
Register File (32,768 x 32-bit)								Register File (32,768 x 32-bit)										
Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU			
Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU			
Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU			
Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU			
Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU			
Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU			
Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU			
Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU			
	Texture / L1 Cache																	
Tex Tex							Tex Tex											
						6	4KB Shai	ed Memo	ry				_					



Cross-generational observations

GPUs designed for parallelism in graphics pipeline:

- Data
 - Per-vertex
 - Per-fragment
 - Per-pixel
- Task
- Vertex processing
- Fragment processing
- Rasterization
- Hidden-surface elimination
- MLP
- HW multi-threading for hiding memory latency

Even as GPU architectures become more general, certain assumptions persist:

- 1. Data parallelism is *trivially* exposed
- 2. All problems look like painting a box with colored dots

But what if my problem isn't painting a box?!!?!

The big ideas still present in GPUs

- Simple cores
- Single instruction stream
 - Vector instructions (SIMD) OR
 - Implicit HW-managed sharing (SIMT)
- Hide memory latency with HW multi-threading

Programming Model

• GPUs are I/O devices, managed by user-code

- "kernels" == "shader programs"
- 1000s of HW-scheduled threads per kernel
- Threads grouped into independent blocks.
 - Threads in a block can synchronize (barrier)
 - This is the *only* synchronization
- "Grid" == "launch" == "invocation" of a kernel
 - a group of blocks (or warps)

Parallel Algorithms

- Sequential algorithms often do not permit easy parallelization
 - Does not mean there work has no parallelism
 - A different approach can yield parallelism
 - but often changes the algorithm
 - Parallelizing != just adding locks to a sequential algorithm
- Parallel Patterns
 - Map
 - Scatter, Gather
 - Reduction
 - Scan
 - Search, Sort

If you can express your algorithm using these patterns, an apparently fundamentally sequential algorithm can be made parallel

Map

- Inputs
 - Array A
 - Function f(x)
- map(A, f) \rightarrow apply f(x) on all elements in A
- Parallelism trivially exposed
 - f(x) can be applied in parallel to all elements, in principle

for(i=0; i<numPoints; i++) {
 labels[i] = findNearestCenter(points[i]);</pre>



Scatter and Gather

- Gather:
 - Read multiple items to single location
- Scatter:
 - Write single data item to multiple locations



Scatter







Reduce

- Input
 - Associative operator op
 - Ordered set s = [a, b, c, ... z]
- Reduce(op, s) returns a op b op c ... op z







Scan (prefix sum)

- Input
 - Associative operator op
 - Ordered set s = [a, b, c, ... z]
 - Identity I
- scan(op, s) = [I, a, (a op b), (a op b op c) ...]
- Scan is the workhorse of parallel algorithms:
 - Sort, histograms, sparse matrix, string compare, ...





• Re-expressing apparently sequential algorithms as combinations of parallel patterns is a common technique when targeting GPUs