# Parallel Architectures

Chris Rossbach

# Outline for Today

- Questions?
- Administrivia
  - Exam soon
- Agenda
  - Parallel Architectures (GPU background)

### Faux Quiz questions

- What is hardware multi-threading; what problem does it solve?
- What is the difference between a vector processor and a scalar?
- Implement a parallel scan or reduction
- How are GPU workloads different from GPGPU workloads?
- How does SIMD differ from SIMT?
- List and describe some pros and cons of vector/SIMD architectures.
- GPUs historically have elided cache coherence.Why? What impact does it have on the the programmer?
- List some ways that GPUs use concurrency but not necessarily parallelism.











- 80 SMs
  - Streaming Multiprocessor



• Streaming Multiprocessor

Also:

CU or ACE









- 80 SMs
  - Streaming Multiprocessor



- Streaming Multiprocessor
- 64 cores/SM
- 5210 threads!
- 15.7 TFLOPS

# An



	SM							L1 Instru	ctio	n Cache													
nodern (-PI			L0 In	struct	tion C	ache			][			L0 In	istruc	tion C	ache								
		War	p Sch	edule	r (32 t	hread/	(clk)				Wai	rp Sch	edule	r (32 t	hread/	clk)							
		Dis	spatch	Unit	(32 m	read/c	ак)	_			-	spater	i Unit	(32 m	reau/c	ік)							
		Regi	ister I	File (1	16,384	4 x 32	-bit)				Reg	ister	File (	16,38	4 x 32	-bit)			8(	ו	SN	۸s	
	FP64	INT	INT	FP32	FP32					FP64	INT	INT	FP32	FP32								VIJ	,
00 00 0	FP64	INT	INT	FP32	FP32					FP64	INT	INT	FP32	FP32						•	<b>۲</b>	r۵з	ב
	FP64	INT	INT	FP32	FP32					FP64	INT	INT	FP32	FP32							JL		J
	FP64	INT	INT	FP32	FP32	TEN	SOR	TENSOR		FP64	INT	INT	FP32	FP32	TEN	SOR	TENSOR		,	•	6/		r
	FP64	INT	INT	FP32	FP32	CO	RE	CORE		FP64	INT	INT	FP32	FP32	CO	RE	CORE				0-		-
	FP64	INT	INT	FP32	FP32					FP64	INT	INT	FP32	FP32					1	•	52	11	١
	FP64	INT	INT	FP32	FP32					FP64	INT	INT	FP32	FP32							JZ		/
	FP64	INT	INT	FP32	FP32					FP64	INT	INT	FP32	FP32					,	•	1 🗆	: 7	
	LD/ LD/ ST ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	SFU		LD/ LD/ ST ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	SFU			-	エー	)./	
PCI Express 3.0 Host Interface			L0 In	struct	tion C	ache			][			L0 In	istruc	tion C	ache								
GigaThread Engine GPC		War	p Sch	edulei	r (32 t	hread/	(clk)				War	rp Sch	edule	r (32 t	hread/	clk)							
Tec		Dis	spatch	Unit	(32 th	read/c	:ік)	_			DI	spater	i Unit	(32 th	read/c	ік)							
		Regi	ister I	File (1	16,384	4 x 32	-bit)				Reg	∣ister⊺	File (	16,38	4 x 32	-bit)							
	FP64	INT	INT	FP32	FP32					FP64	INT	INT	FP32	FP32		=							
	FP64	INT	INT	FP32	FP32					FP64	INT	INT	FP32	FP32									
	FP64	INT	INT	FP32	FP32					FP64	INT	INT	FP32	FP32									
	FP64	INT	INT	FP32	FP32	TEN	SOR	TENSOR		FP64	INT	INT	FP32	FP32	TEN	SOR	TENSOR						
L2 Cache GAMERS	FP64	INT	INT	FP32	FP32	со	RE	CORE		FP64	INT	INT	FP32	FP32	со	RE	CORE						
	FP64	INT	INT	FP32	FP32					FP64	INT	INT	FP32	FP32									
	FP64	INT	INT	FP32	FP32					FP64	INT	INT	FP32	FP32									
الاقتار البارية المراجع البارية المراجع المراجع	FP64	INT	INT	FP32	FP32					FP64	INT	INT	FP32	FP32									
	LD/ LD/ ST ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	SFU		LD/ LD/ ST ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	SFU						
							128KE	3 L1 Data Ca	L L	/ Shared Me	emory	'											
		Тех					Tex				Tex					Tex							
GPC INC INC INC INC INC INC INC INC INC IN				_			_																
18 18 18 NVLink NVLink NVLink		NVLink				NVLin	k																

Roughly: all of pfxsum 1,000s X/sec

- Streaming Muniprocessor
- 64 cores/SM
- 5210 threads!
- 15.7 TFLOPS



- Streaming Multiprocessor
- 64 cores/SM
- 5210 threads!
- 15.7 TFLOPS



- Streaming Multiprocessor
- 64 cores/SM
- 5210 threads!
- 15.7 TFLOPS
- 640 Tensor cores



- Streaming Multiprocessor
- 64 cores/SM
- 5210 threads!
- 15.7 TFLOPS
- 640 Tensor cores
- HBM2 memory
  - 4096-bit bus
  - No cache coherence!



- Streaming Multiprocessor
- 64 cores/SM
- 5210 threads!
- 15.7 TFLOPS
- 640 Tensor cores
- HBM2 memory
  - 4096-bit bus
  - No cache coherence!
- 16 GB memory
  - PCIe-attached



- 80 SMs
  - Streaming Multiprocessor
  - 64 cores/SM
  - 5210 threads!
  - 15.7 TFLOPS
- 640 Tensor cores
- HBM2 memory
  - 4096-bit bus
  - No cache coherence!
- 16 GB memory
  - PCIe-attached





- Streaming Multiprocessor
- 64 cores/SM
- 5210 threads!
- 15.7 TFLOPS
- 640 Tensor cores
- HBM2 memory
  - 4096-bit bus
  - No cache coherence!
- 16 GB memory
  - PCIe-attached





- Streaming Multiprocessor
- 64 cores/SM
- 5210 threads!
- 15.7 TFLOPS
- 640 Tensor cores
- HBM2 memory
  - 4096-bit bus
  - No cache coherence!
- 16 GB memory
  - PCle-attached



How do you program a machine like this? pthread\_create()?



### GPUs: Outline

- Background from many areas
  - Architecture
    - Vector processors
    - Hardware multi-threading
  - Graphics
    - Graphics pipeline
    - Graphics programming models
  - Algorithms
    - parallel architectures  $\rightarrow$  parallel algorithms
- Programming GPUs
  - CUDA
  - Basics: getting something working
  - Advanced: making it perform

```
main() {
    while(true)
        do_next_instruction();
}
```

```
main() {
    while(true)
        do_next_instruction();
}
```

```
do_next_instruction() {
    instruction = fetch();
    ops, regs = decode(instruction);
    execute_calc_addrs(ops, regs);
    access_memory(ops, regs);
    write_back(regs);
}
```

```
main() {
         main() {
           pthread create(do instructions);
           pthread create(do decode);
  }
           pthread create(do execute);
           . . .
do_n
           pthread join(...);
 inst
           . . .
 ops
 exe
 access memory(ops, regs);
 write back(regs);
}
```

```
main() {
         main() {
           pthread create(do instructions);
           pthread create(do decode);
  }
           pthread create(do execute);
           . . .
do_n
           pthread join(...);
 inst
           . . .
 ops
 exe
 access memory(ops, regs);
 write back(regs);
```

```
do_instructions() {
    while(true) {
        instruction = fetch();
        enqueue(DECODE, instruction);
}}
```

```
do_decode() {
    while(true) {
        instruction = dequeue();
        ops, regs = decode(instruction);
        enqueue(EX, instruction);
    }}
```

```
do_execute() {
    while(true) {
        instruction = dequeue();
        execute_calc_addrs(ops, regs);
        enqueue(MEM, instruction);
}}
```

```
main() {
    while(true) {
        do_next_instruction();
    }
```

Processor algorithm:

```
main() {
    while(true) {
        do_next_instruction();
    }
```

do\_next\_instruction() {
 instruction = fetch();
 ops, regs = decode(instruction);
 execute\_calc\_addrs(ops, regs);
 access\_memory(ops, regs);
 write\_back(regs);
}

Processor algorithm:

```
main() {
    while(true) {
        do_next_instruction();
    }
```



do\_next\_instruction() {
 instruction = fetch();
 ops, regs = decode(instruction);
 execute\_calc\_addrs(ops, regs);
 access\_memory(ops, regs);
 write\_back(regs);

Processor algorithm:

```
main() {
    while(true) {
        do_next_instruction();
    }
```



do\_next\_instruction() {
 instruction = fetch();
 ops, regs = decode(instruction);
 execute\_calc\_addrs(ops, regs);
 access\_memory(ops, regs);
 write\_back(regs);

Instr No.	Pipeline Stage										
1	IF	ID	EX	MEM	AAB						
2		IF	ID	EX	MEM	WB					
3			IF	ID	EX	MEM	177B				
4				IF	ID	EX	MEM				
5					IF	ID	EX.				
Clock Cycle	1	2	3	4	5	6	7				

Processor algorithm:

```
main() {
    while(true) {
        do_next_instruction();
    }
```



do\_next\_instruction() {
 instruction = fetch();
 ops, regs = decode(instruction);
 execute\_calc\_addrs(ops, regs);
 access\_memory(ops, regs);
 write\_back(regs);

Instr No.	Pipeline Stage											
1	IF	ID	EX	MEM	AAB							
2		IF	ID	EX	MEM	WB						
3			IF	ID	EX	MEM	178					
4				IF	ID	EX	MEM					
5					IF	ID	EX.					
Clock Cycle	1	2	3	4	5	6	7					

Processor algorithm:

```
main() {
    while(true) {
        do_next_instruction();
    }
```



do\_next\_instruction() {
 instruction = fetch();
 ops, regs = decode(instruction);
 execute\_calc\_addrs(ops, regs);
 access\_memory(ops, regs);
 write\_back(regs);

Instr No.		Pipeline Stage										
1	IF	ID	EX	MEM	AAB							
2		IF	ID	EX	MEM	₩B.						
3			IF	ID	EX	MEM	177B					
4				IF	ID	EX	MEM					

Works well if pipeline is kept full What kinds of things cause "bubbles"/stalls?

Processor algorithm:

```
main() {
    while(true) {
        do_next_instruction();
    }
```



do\_next\_instruction() {
 instruction = fetch();
 ops, regs = decode(instruction);
 execute\_calc\_addrs(ops, regs);
 access\_memory(ops, regs);
 write\_back(regs);

Instr No.	Pipeline Stage											
1	IF	ID.	БX	MEM	AAB							
2		IF	ID	EX	MEM	₩B						

How can we get \*more\* parallelism?

Works well if pipeline is kept full What kinds of things cause "bubbles"/stalls?



Processor algorithm:

```
main() {
    while(true) {
        do_next_instruction();
    }
```



do\_next\_instruction() {
 instruction = fetch();
 ops, regs = decode(instruction);
 execute\_calc\_addrs(ops, regs);
 access\_memory(ops, regs);
 write\_back(regs);

Instr No.	Pipeline Stage											
1	IF	ID.	БX	MEM	AAB							
2		IF	ID	EX	MEM	₩B						

How can we get \*more\* parallelism?

Works well if pipeline is kept full What kinds of things cause "bubbles"/stalls?






### Multi-core/SMPs



main() { for(i=0; i<CORES; i++) {</pre> pthread create( do instructions()); do\_instructions() { while(true) { instruction = fetch(); ops, regs = decode(instruction); execute\_calc\_addrs(ops, regs); access\_memory(ops, regs); write\_back(regs); }}

THE OWNER WATCHING THE PARTY OF THE PARTY OF

THE OWNER WATCHING THE PARTY OF THE PARTY OF

# Multi-core/SMPs



main() { for(i=0; i<CORES; i++) { pthread create( do instructions()); do instructions() { while(true) { instruction = fetch(); ops, regs = decode(instruction); execute\_calc\_addrs(ops, regs); access\_memory(ops, regs); write back(regs); }}

# Multi-core/SMPs



main() { for(i=0; i<CORES; i++) {</pre> pthread create( do instructions()); do instructions() { while(true) { instruction = fetch(); ops, regs = decode(instruction); execute\_calc\_addrs(ops, regs); access\_memory(ops, regs); write back(regs); 22

> Other techniques extract parallelism here, try to let the machine find parallelism









main() {
 for(i=0; i<CORES; i++)
 pthread\_create(decode\_exec);
 while(true) {
 instruction = fetch();
 enqueue(instruction);
 }
}</pre>

decode\_exec() {
 instruction = dequeue();
 ops, regs = decode(instruction);
 execute\_calc\_addrs(ops, regs);
 access\_memory(ops, regs);
 write\_back(regs);
}



main() {
 for(i=0; i<CORES; i++)
 pthread\_create(decode\_exec);
 while(true) {
 instruction = fetch();
 enqueue(instruction);
 }
}</pre>

decode\_exec() {
 instruction = dequeue();
 ops, regs = decode(instruction);
 execute\_calc\_addrs(ops, regs);
 access\_memory(ops, regs);
 write\_back(regs);
}

Doesn't look that different does it? Why do it?



main() {
 for(i=0; i<CORES; i++)
 pthread\_create(decode\_exec);
 while(true) {
 instruction = fetch();
 enqueue(instruction);
 }
}</pre>

decode\_exec() {
 instruction = dequeue();
 ops, regs = decode(instruction);
 execute\_calc\_addrs(ops, regs);
 access\_memory(ops, regs);
 write\_back(regs);
}

Doesn't look that different does it? Why do it?

Enables independent instruction parallelism.



```
main() {
  for(i=0; i<CORES; i++)
    pthread_create(decode_exec);
    while(true) {
        instruction = fetch();
        enqueue(instruction);
    }
}</pre>
```

decode\_exec() {
 instruction = dequeue();
 ops, regs = decode(instruction);
 execute\_calc\_addrs(ops, regs);
 access\_memory(ops, regs);
 write\_back(regs);
}

Doesn't look that different does it? Why do it?

Enables independent instruction parallelism.



main() {
 for(i=0; i<CORES; i++)
 pthread\_create(decode\_exec);
 while(true) {
 instruction = fetch();
 enqueue(instruction);
 }
}
decode\_exec() {
</pre>

decode\_exec() {
 instruction = dequeue();
 ops, regs = decode(instruction);
 execute\_calc\_addrs(ops, regs);
 access\_memory(ops, regs);
 write\_back(regs);
}

Doesn't look that different does it? Why do it?

Enables independent instruction parallelism.

# C code for (i=0; i C[i] = A[i	<64; i++) ] + B[i];
<pre># Scalar Co LI R4 loop: L.D F0 L.D F2 ADD.D F4 S.D F4 DADDIU R3 DADDIU R3 DADDU R3</pre>	ode , 64 , 0(R1) , 0(R2) , F2, F0 , 0(R3) 1, 8 2, 8 3, 8 4, 1 4, 100p









main() {
 for(i=0; i<CORES; i++)
 pthread\_create(exec);
 while(true) {
 ops, regs = fetch\_decode();
 enqueue(ops, regs);
 }
}</pre>

exec() {
 ops, regs = dequeue();
 execute\_calc\_addrs(ops, regs);
 access\_memory(ops, regs);
 write\_back(regs);
}



main() {
 for(i=0; i<CORES; i++)
 pthread\_create(exec);
 while(true) {
 ops, regs = fetch\_decode();
 enqueue(ops, regs);
 }
}</pre>

exec() {
 ops, regs = dequeue();
 execute\_calc\_addrs(ops, regs);
 access\_memory(ops, regs);
 write\_back(regs);

Single instruction stream, multiple computations



main() {
 for(i=0; i<CORES; i++)
 pthread\_create(exec);
 while(true) {
 ops, regs = fetch\_decode();
 enqueue(ops, regs);
 }
}</pre>

exec() {
 ops, regs = dequeue();
 execute\_calc\_addrs(ops, regs);
 access\_memory(ops, regs);
 write\_back(regs);
}

Single instruction stream, multiple computations

But now all my instructions need multiple operands!

- Process multiple data elements simultaneously.
- Common in supercomputers of the 1970's 80's and 90's.
- Modern CPUs support some vector processing instructions
  - Usually called SIMD
- Can operate on a few vectors elements per clock cycle in a pipeline or,
  - SIMD operate on all per clock cycle

- Process multiple data elements simultaneously.
- Common in supercomputers of the 1970's 80's and 90's.
- Modern CPUs support some vector processing instructions
  - Usually called SIMD
- Can operate on a few vectors elements per clock cycle in a pipeline or,
  - SIMD operate on all per clock cycle
- 1962 University of Illinois Illiac IV completed 1972  $\rightarrow$  64 ALUs 100-150 MFlops
- (1973) TI's Advance Scientific Computer (ASC) 20-80 MFlops
- (1975) Cray-1 first to have vector registers instead of keeping data in memory





- Process multiple data elements simultaneously.
- Common in supercomputers of the 1970's 80's and 90's.
- Modern CPUs support some vector processing instructions
  - Usually called SIMD
- Can operate on a few vectors elements per clock cycle in a pipeline or,
  - SIMD operate on all per clock cycle
- 1962 University of Illinois Illiac IV completed 1972  $\rightarrow$  64 ALUs 100-150 MFlops
- (1973) TI's Advance Scientific Computer (ASC) 20-80 MFlops
- (1975) Cray-1 first to have vector registers instead of keeping data in memory





Single instruction stream, multiple data → Programming model has to change



- Instruction fetch control logic shared
- Same instruction stream executed on
- Multiple pipelines
- Multiple different operands in parallel





- Instruction fetch control logic shared
- Same instruction stream executed on
- Multiple pipelines
- Multiple different operands in parallel



- Instruction fetch control logic shared
- Same instruction stream executed on
- Multiple pipelines
- Multiple different operands in parallel

Scalar Registers Vector Registers	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	<pre># C code for (i=0; i&lt;64; i++) C[i] = A[i] + B[i]; # Scalar Code LI VLR, 64 LI R4, 64 loop: L.D F0, 0(R1) L.D F2, 0(R2) ADD.D F4, F2, F0 S.D F4, 0(R3) DADDUU P1 8</pre> # Vector Code LI VLR, 64 LV V1, R1 LV V2, R2 ADDV.D V3, V1, V2 SV V3, R3
[0] [1] [VLR-1]	DADDIU R2, 8
Vector Load and Store Instructions LV v1, r1, r2 Base, r1 Stride, r2 Memory	DADDIU R3, 8 DSUBIU R4, 1 BNEZ R4, loop



GPUs: same basic idea

- Instruction fetch control logic shared
- Same instruction stream executed on
- Multiple pipelines
- Multiple different operands in parallel

Scalar Registers Vector Registers	
r15 v15 v15 v0 [0] [1] [2] [VLRMAX-1] [63], [127], [255], Vector Length Register VLR	<pre># C code for (i=0; i&lt;64; i++) C[i] = A[i] + B[i]; # Scalar Code LI VLR, 64 LV V1, R1 LI R4, 64 loop: W V2, R2 ADDV.D V3, V1, V2</pre>
Vector ArithmeticV1Instructions $1 + + + + + + + + + + + + + + + + + + +$	L.D F0, 0 (R1) SV V3, R3 L.D F2, 0 (R2) ADD.D F4, F2, F0 S.D F4, 0 (R3) DADDIU R1, 8 DADDIU R2 8
Vector Load and Store Instructions LV v1, r1, r2 Base, r1 Stride, r2 Memory	DADDIU R3, 8 DSUBIU R4, 1 BNEZ R4, loop

#### When does vector processing help?





#### When does vector processing help?

Personal Pro-



What are the potential bottlenecks here? When can it improve throughput?



#### When does vector processing help?

Personal Pro-



What are the potential bottlenecks here? When can it improve throughput?

Only helps if memory can keep the pipeline busy!



• Address memory bottleneck

- Address memory bottleneck
- Share exec unit across
  - Instruction streams
  - Switch on stalls

- Address memory bottleneck
- Share exec unit across
  - Instruction streams
  - Switch on stalls



- Address memory bottleneck
- Share exec unit across
  - Instruction streams
  - Switch on stalls



- Address memory bottleneck
- Share exec unit across
  - Instruction streams
  - Switch on stalls
- Looks like multiple cores to the OS



- Address memory bottleneck
- Share exec unit across
  - Instruction streams
  - Switch on stalls
- Looks like multiple cores to the OS
- Three variants:
  - Coarse
  - Fine-grain
  - Simultaneous


#### Running example



- Single thread runs until a costly stall
  - E.g. 2nd level cache miss

- Single thread runs until a costly stall
  - E.g. 2nd level cache miss
- Another thread starts during stall
  - Pipeline fill time requires several cycles!

- Single thread runs until a costly stall
  - E.g. 2nd level cache miss
- Another thread starts during stall
  - Pipeline fill time requires several cycles!



- Single thread runs until a costly stall
  - E.g. 2nd level cache miss
- Another thread starts during stall
  - Pipeline fill time requires several cycles!
- Does not cover short stalls



- Single thread runs until a costly stall
  - E.g. 2nd level cache miss
- Another thread starts during stall
  - Pipeline fill time requires several cycles!
- Does not cover short stalls
- Hardware support required
  - PC and register file for each thread
  - little other hardware
  - Looks like another physical CPU to OS/software



- Single thread runs until a costly stall
  - E.g. 2nd level cache miss
- Another thread starts during stall
  - Pipeline fill time requires several cycles!
- Does not cover short stalls
- Hardware support required
  - PC and register file for each thread
  - little other hardware
  - Looks like another physical CPU to OS/software



- Threads interleave instructions
  - Round-robin
  - Skip stalled threads

- Threads interleave instructions
  - Round-robin
  - Skip stalled threads



- Threads interleave instructions
  - Round-robin
  - Skip stalled threads
- Hardware support required
  - Separate PC and register file per thread
  - Hardware to control alternating pattern



- Threads interleave instructions
  - Round-robin
  - Skip stalled threads
- Hardware support required
  - Separate PC and register file per thread
  - Hardware to control alternating pattern
- Naturally hides delays
  - Data hazards, Cache misses
  - Pipeline runs with rare stalls



- Threads interleave instructions
  - Round-robin
  - Skip stalled threads
- Hardware support required
  - Separate PC and register file per thread
  - Hardware to control alternating pattern
- Naturally hides delays
  - Data hazards, Cache misses
  - Pipeline runs with rare stalls
- Doesn't make full use of multi-issue



- Threads interleave instructions
  - Round-robin
  - Skip stalled threads
- Hardware support required
  - Separate PC and register file per thread
  - Hardware to control alternating pattern
- Naturally hides delays
  - Data hazards, Cache misses
  - Pipeline runs with rare stalls
- Doesn't make full use of multi-issue



- Instructions from multiple threads issued on same cycle
  - Uses register renaming
  - dynamic scheduling facility of multiissue architecture

- Instructions from multiple threads issued on same cycle
  - Uses register renaming
  - dynamic scheduling facility of multiissue architecture



- Instructions from multiple threads issued on same cycle
  - Uses register renaming
  - dynamic scheduling facility of multiissue architecture
- Hardware support:
  - Register files, PCs per thread
  - Temporary result registers pre commit
  - Support to sort out which threads get results from which instructions



- Instructions from multiple threads issued on same cycle
  - Uses register renaming
  - dynamic scheduling facility of multiissue architecture
- Hardware support:
  - Register files, PCs per thread
  - Temporary result registers pre commit
  - Support to sort out which threads get results from which instructions
- Maximal util. of execution units



- Instructions from multiple threads issued on same cycle
  - Uses register renaming
  - dynamic scheduling facility of multiissue architecture
- Hardware support:
  - Register files, PCs per thread
  - Temporary result registers pre commit
  - Support to sort out which threads get results from which instructions
- Maximal util. of execution units





## Why Vector and Multithreading Background?

GPU:

- A very wide vector machine
- Massively multi-threaded to hide memory latency
- Originally designed for graphics pipelines...

- 3D world model(objects, materials)
  - Geometry modeled w triangle meshes, surface normals
  - GPUs subdivide triangles into "fragments" (rasterization)
  - Materials modeled with "textures"
  - Texture coordinates, sampling "map" textures → geometry

- 3D world model(objects, materials)
  - Geometry modeled w triangle meshes, surface normals
  - GPUs subdivide triangles into "fragments" (rasterization)
  - Materials modeled with "textures"
  - Texture coordinates, sampling "map" textures → geometry
- Light locations and properties
  - Attempt to model surtface/light interactions with modeled objects/materials

- 3D world model(objects, materials)
  - Geometry modeled w triangle meshes, surface normals
  - GPUs subdivide triangles into "fragments" (rasterization)
  - Materials modeled with "textures"
  - Texture coordinates, sampling "map" textures → geometry
- Light locations and properties
  - Attempt to model surtface/light interactions with modeled objects/materials
- View point

#### Inputs

- 3D world model(objects, materials)
  - Geometry modeled w triangle meshes, surface normals
  - GPUs subdivide triangles into "fragments" (rasterization)
  - Materials modeled with "textures"
  - Texture coordinates, sampling "map" textures → geometry
- Light locations and properties
  - Attempt to model surtface/light interactions with modeled objects/materials
- View point

#### Output

#### Inputs

- 3D world model(objects, materials)
  - Geometry modeled w triangle meshes, surface normals
  - GPUs subdivide triangles into "fragments" (rasterization)
  - Materials modeled with "textures"
  - Texture coordinates, sampling "map" textures → geometry
- Light locations and properties
  - Attempt to model surtface/light interactions with modeled objects/materials
- View point

#### Output

• 2D projection seen from the view-point

#### Inputs

- 3D world model(objects, materials)
  - Geometry modeled w triangle meshes, surface normals
  - GPUs subdivide triangles into "fragments" (rasterizat
  - Materials modeled with "textures"
  - Texture coordinates, sampling "map" textures → geometry
- Light locations and properties
  - Attempt to model surtface/light interactions with modeled objects/materials
- View point

#### Output

• 2D projection seen from the view-point



foreach(vertex v in model)

foreach(vertex v in model)

 $\mathsf{map}\,\mathsf{v}_\mathsf{model}\,\boldsymbol{\rightarrow}\,\mathsf{v}_\mathsf{view}$ 

foreach(vertex v in model)

 $map v_{model} \rightarrow v_{view}$ 



foreach(vertex v in model)

map  $v_{model} \rightarrow v_{view}$ fragment[] frags = {};



foreach(vertex v in model)

map  $v_{model} \rightarrow v_{view}$ fragment[] frags = {}; foreach triangle t ( $v_0, v_1, v_2$ )


foreach(vertex v in model)

$$\begin{split} & \text{map } v_{\text{model}} \rightarrow v_{\text{view}} \\ & \text{fragment[] frags = } ; \\ & \text{foreach triangle t } (v_{0,} v_{1,} v_{2}) \\ & \text{frags.add(rasterize(t));} \end{split}$$



foreach(vertex v in model)

map  $v_{model} \rightarrow v_{view}$ fragment[] frags = {}; foreach triangle t ( $v_{0}, v_{1}, v_{2}$ ) frags.add(rasterize(t)); foreach fragment f in frags



foreach(vertex v in model)

map  $v_{model} \rightarrow v_{view}$ fragment[] frags = {}; foreach triangle t ( $v_{0}$ ,  $v_{1}$ ,  $v_{2}$ ) frags.add(rasterize(t)); foreach fragment f in frags choose color(f);



foreach(vertex v in model)

map  $v_{model} \rightarrow v_{view}$ fragment[] frags = {}; foreach triangle t ( $v_{0}$ ,  $v_{1}$ ,  $v_{2}$ ) frags.add(rasterize(t)); foreach fragment f in frags choose\_color(f); display(visible fragments(frags));



foreach(vertex v in model)

map  $v_{model} \rightarrow v_{view}$ fragment[] frags = {}; foreach triangle t  $(v_0, v_1, v_2)$ frags.add(rasterize(t)); foreach fragment f in frags choose color(f); display(visible fragments(frags));





foreach(vertex v in model) map  $v_{model} \rightarrow v_{view}$ fragment[] frags = {}; foreach triangle t ( $v_0$ ,  $v_1$ ,  $v_2$ ) frags.add(rasterize(t)); foreach fragment f in frags choose color(f); display(visible fragments(frags));



#### OpenGL pipeline

foreach(vertex v in model) map  $v_{model} \rightarrow v_{view}$ fragment[] frags = {}; foreach triangle t ( $v_0$ ,  $v_1$ ,  $v_2$ ) frags.add(rasterize(t)); foreach fragment f in frags choose color(f); display(visible\_fragments(frags));



#### OpenGL pipeline

foreach(vertex v in model) map  $v_{model} \rightarrow v_{view}$ fragment[] frags = {}; foreach triangle t ( $v_0$ ,  $v_1$ ,  $v_2$ ) frags.add(rasterize(t)); foreach fragment f in frags choose color(f); display(visible\_fragments(frags));



#### OpenGL pipeline

foreach(vertex v in model) map  $v_{model} \rightarrow v_{view}$ fragment[] frags = {}; foreach triangle t ( $v_0$ ,  $v_1$ ,  $v_2$ ) frags.add(rasterize(t)); foreach fragment f in frags choose\_color(f); display(visible fragments(frags));



#### OpenGL pipeline

foreach(vertex v in model) map  $v_{model} \rightarrow v_{view}$ fragment[] frags = {}; foreach triangle t ( $v_0, v_1, v_2$ ) frags.add(rasterize(t)); foreach fragment f in frags choose color(f); display(visible\_fragments(frags));





#### Limited "programmability" of shaders: Minimal/no control flow Maximum instruction count



#### Limited "programmability" of shaders: Minimal/no control flow Maximum instruction count



Limited "programmability" of shaders: Minimal/no control flow Maximum instruction count



#### Limited "programmability" of shaders: Minimal/no control flow Maximum instruction count



#### Limited "programmability" of shaders: Minimal/no control flow Maximum instruction count

#### Late Modernity: unified shaders



Mapping to Graphics pipeline no longer apparent Processing elements no longer specialized to a particular role Model supports *real* control flow, larger instr count

### Mostly Modern: Pascal



### Definitely Modern: Turing





#### Modern Enough: Pascal SM

SM																
	Instruction Cache															
Instruction Buffer									Instruction Buffer							
Warp Scheduler									Warp Scheduler							
	Dispato	:h Unit		Dispatch Unit				Dispatch Unit				Dispatch Unit				
Register File (32,768 x 32-bit)								Register File (32,768 x 32-bit)								
Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	Core	Core	DP Unit	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	Unit	Core	Core	Unit	LD/ST	SFU	Core	Core	Unit	Core	Core	Unit	LD/ST	SFU	
							Texture /	L1 Cache	l.							
	Тех				Tex				Tex				Tex			
						6	4KB Shai	red Memo	ry							



## Cross-generational observations

GPUs designed for parallelism in graphics pipeline:

- Data
  - Per-vertex
  - Per-fragment
  - Per-pixel
- Task
- Vertex processing
- Fragment processing
- Rasterization
- Hidden-surface elimination
- MLP
- HW multi-threading for hiding memory latency

## Cross-generational observations

GPUs designed for parallelism in graphics pipeline:

- Data
  - Per-vertex
  - Per-fragment
  - Per-pixel
- Task
- Vertex processing
- Fragment processing
- Rasterization
- Hidden-surface elimination
- MLP
- HW multi-threading for hiding memory latency

Even as GPU architectures become more general, certain assumptions persist:
1. Data parallelism is *trivially* exposed
2. All problems look like painting a box

2. All problems look like painting a box with colored dots

### Cross-generational observations

GPUs designed for parallelism in graphics pipeline:

- Data
  - Per-vertex
  - Per-fragment
  - Per-pixel
- Task
- Vertex processing
- Fragment processing
- Rasterization
- Hidden-surface elimination
- MLP
- HW multi-threading for hiding memory latency

Even as GPU architectures become more general, certain assumptions persist:

- 1. Data parallelism is *trivially* exposed
- 2. All problems look like painting a box with colored dots

But what if my problem isn't painting a box?!!?!

#### Programming Model

#### • GPUs are I/O devices, managed by user-code

- "kernels" == "shader programs"
- 1000s of HW-scheduled threads per kernel
- Threads grouped into independent blocks.
  - Threads in a block can synchronize (barrier)
  - This is the \*only\* synchronization
- "Grid" == "launch" == "invocation" of a kernel
  - a group of blocks (or warps)

### Parallel Algorithms

- Sequential algorithms often do not permit easy parallelization
  - Does not mean there work has no parallelism
  - A different approach can yield parallelism
  - but often changes the algorithm
  - Parallelizing != just adding locks to a sequential algorithm
- Parallel Patterns
  - Map
  - Scatter, Gather
  - Reduction
  - Scan
  - Search, Sort

### Parallel Algorithms

- Sequential algorithms often do not permit easy parallelization
  - Does not mean there work has no parallelism
  - A different approach can yield parallelism
  - but often changes the algorithm
  - Parallelizing != just adding locks to a sequential algorithm
- Parallel Patterns
  - Map
  - Scatter, Gather
  - Reduction
  - Scan
  - Search, Sort

If you can express your algorithm using these patterns, an apparently fundamentally sequential algorithm can be made parallel

# Map

- Inputs
  - Array A
  - Function f(x)
- map(A, f)  $\rightarrow$  apply f(x) on all elements in A
- Parallelism trivially exposed
  - f(x) can be applied in parallel to all elements, in principle

## Мар

- Inputs
  - Array A
  - Function f(x)
- map(A, f)  $\rightarrow$  apply f(x) on all elements in A
- Parallelism trivially exposed
  - f(x) can be applied in parallel to all elements, in principle

for(i=0; i<numPoints; i++) {
 labels[i] = findNearestCenter(points[i]);</pre>



#### Scatter and Gather

- Gather:
  - Read multiple items to single location
- Scatter:
  - Write single data item to multiple locations



Scatter





#### Scatter and Gather

- Gather:
  - Read multiple items to single location
- Scatter:
  - Write single data item to multiple locations





Scatter





- Input
  - Associative operator op
  - Ordered set s = [a, b, c, ... z]
- Reduce(op, s) returns a op b op c ... op z

- Input
  - Associative operator op
  - Ordered set s = [a, b, c, ... z]
- Reduce(op, s) returns a op b op c ... op z



- Input
  - Associative operator op
  - Ordered set s = [a, b, c, ... z]
- Reduce(op, s) returns a op b op c ... op z



- Input
  - Associative operator op
  - Ordered set s = [a, b, c, ... z]
- Reduce(op, s) returns a op b op c ... op z







# Scan (prefix sum)

- Input
  - Associative operator op
  - Ordered set s = [a, b, c, ... z]
  - Identity I
- scan(op, s) = [I, a, (a op b), (a op b op c) ...]
- Scan is the workhorse of parallel algorithms:
  - Sort, histograms, sparse matrix, string compare, ...



#### Summary

• Re-expressing apparently sequential algorithms as combinations of parallel patterns is a common technique when targeting GPUs