In the SystemVerilog grammar the else branch is optional.
But an assertion of the form if (foo) bar is equivalent
to if (foo) bar else 1, so to keep our internal
representation simpler we require that the else branch
is present, and if it is missing our parser just fills in
an explicit 1 here.