• Top
    • Documentation
    • Books
    • Boolean-reasoning
    • Projects
    • Debugging
    • Community
    • Std
    • Proof-automation
    • Macro-libraries
    • ACL2
    • Interfacing-tools
    • Hardware-verification
      • Gl
      • Esim
      • Vl2014
        • Warnings
        • Primitives
        • Use-set
        • Syntax
        • Getting-started
        • Utilities
        • Loader
        • Transforms
          • Expression-sizing
          • Occform
          • Oprewrite
          • Expand-functions
          • Delayredux
          • Unparameterization
          • Caseelim
          • Split
          • Selresolve
          • Weirdint-elim
          • Vl-delta
          • Replicate-insts
          • Rangeresolve
          • Propagate
          • Clean-selects
          • Clean-params
          • Blankargs
          • Inline-mods
          • Expr-simp
          • Trunc
          • Always-top
          • Gatesplit
          • Gate-elim
          • Expression-optimization
          • Elim-supplies
          • Wildelim
          • Drop-blankports
          • Clean-warnings
          • Addinstnames
          • Custom-transform-hooks
          • Annotate
            • Make-implicit-wires
              • Vl-modulelist-make-implicit-wires
              • Vl-make-implicit-wires-aux
              • Shadowcheck
              • Vl-stmt-check-undeclared
              • Vl-make-implicit-wires-main
              • Vl-fundecl-check-undeclared
              • Vl-warn-about-undeclared-wires
              • Vl-implicitst
              • Vl-blockitem-check-undeclared
              • Vl-taskdecl-check-undeclared
              • Vl-modinst-exprs-for-implicit-wires
              • Vl-blockitemlist-check-undeclared
              • Vl-import-check-undeclared
              • Vl-make-ordinary-implicit-wires
              • Vl-gateinst-exprs-for-implicit-wires
              • Vl-remove-declared-wires
              • Vl-make-port-implicit-wires
              • Vl-module-make-implicit-wires
              • Vl-vardecl-exprs-for-implicit-wires
              • Vl-design-make-implicit-wires
              • Resolve-indexing
              • Origexprs
              • Argresolve
              • Portdecl-sign
              • Designwires
              • Udp-elim
              • Vl-annotate-design
            • Latchcode
            • Elim-unused-vars
            • Problem-modules
          • Lint
          • Mlib
          • Server
          • Kit
          • Printer
          • Esim-vl
          • Well-formedness
        • Sv
        • Fgl
        • Vwsim
        • Vl
        • X86isa
        • Svl
        • Rtl
      • Software-verification
      • Math
      • Testing-utilities
    • Make-implicit-wires

    Vl-design-make-implicit-wires

    Signature
    (vl-design-make-implicit-wires x) → new-x
    Arguments
    x — Guard (vl-design-p x).
    Returns
    new-x — Type (vl-design-p new-x).

    Definitions and Theorems

    Function: vl-design-make-implicit-wires

    (defun vl-design-make-implicit-wires (x)
      (declare (xargs :guard (vl-design-p x)))
      (let ((__function__ 'vl-design-make-implicit-wires))
        (declare (ignorable __function__))
        (b* (((vl-design x))
             (ss (vl-scopestack-init x))
             (mods (vl-modulelist-make-implicit-wires x.mods ss))
             (new-x (change-vl-design x :mods mods))
             (- (vl-scopestacks-free)))
          (vl-shadowcheck-design new-x))))

    Theorem: vl-design-p-of-vl-design-make-implicit-wires

    (defthm vl-design-p-of-vl-design-make-implicit-wires
      (b* ((new-x (vl-design-make-implicit-wires x)))
        (vl-design-p new-x))
      :rule-classes :rewrite)

    Theorem: vl-design-make-implicit-wires-of-vl-design-fix-x

    (defthm vl-design-make-implicit-wires-of-vl-design-fix-x
      (equal (vl-design-make-implicit-wires (vl-design-fix x))
             (vl-design-make-implicit-wires x)))

    Theorem: vl-design-make-implicit-wires-vl-design-equiv-congruence-on-x

    (defthm
          vl-design-make-implicit-wires-vl-design-equiv-congruence-on-x
      (implies (vl-design-equiv x x-equiv)
               (equal (vl-design-make-implicit-wires x)
                      (vl-design-make-implicit-wires x-equiv)))
      :rule-classes :congruence)