Top level representation of all modules, interfaces, programs, etc., resulting from parsing some Verilog source code.
This is a product type introduced by defprod.